/external/capstone/arch/XCore/ |
D | XCoreInstPrinter.c | 68 … MI->flat_insn->detail->xcore.operands[MI->flat_insn->detail->xcore.op_count].type = XCORE_OP_REG; in XCore_insn_extract() 69 MI->flat_insn->detail->xcore.operands[MI->flat_insn->detail->xcore.op_count].reg = id; in XCore_insn_extract() 70 MI->flat_insn->detail->xcore.op_count++; in XCore_insn_extract() 90 … MI->flat_insn->detail->xcore.operands[MI->flat_insn->detail->xcore.op_count].type = XCORE_OP_MEM; in XCore_insn_extract() 91 …MI->flat_insn->detail->xcore.operands[MI->flat_insn->detail->xcore.op_count].mem.base = (uint8_t)i… in XCore_insn_extract() 92 …MI->flat_insn->detail->xcore.operands[MI->flat_insn->detail->xcore.op_count].mem.index = XCORE_REG… in XCore_insn_extract() 93 MI->flat_insn->detail->xcore.operands[MI->flat_insn->detail->xcore.op_count].mem.disp = 0; in XCore_insn_extract() 94 MI->flat_insn->detail->xcore.operands[MI->flat_insn->detail->xcore.op_count].mem.direct = 1; in XCore_insn_extract() 109 …MI->flat_insn->detail->xcore.operands[MI->flat_insn->detail->xcore.op_count].mem.index = (uint8_t)… in XCore_insn_extract() 114 … MI->flat_insn->detail->xcore.operands[MI->flat_insn->detail->xcore.op_count].mem.disp = atoi(p2); in XCore_insn_extract() [all …]
|
D | XCoreDisassembler.c | 740 if (MI->flat_insn->detail) { in XCore_getInstruction() 741 memset(MI->flat_insn->detail, 0, sizeof(cs_detail)); in XCore_getInstruction()
|
/external/capstone/arch/AArch64/ |
D | AArch64InstPrinter.c | 56 MI->flat_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count].type = ARM64_OP_MEM; in set_mem_access() 57 …MI->flat_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count].mem.base = ARM64_REG_… in set_mem_access() 58 …MI->flat_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count].mem.index = ARM64_REG… in set_mem_access() 59 MI->flat_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count].mem.disp = 0; in set_mem_access() 62 MI->flat_insn->detail->arm64.op_count++; in set_mem_access() 119 … MI->flat_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count].type = ARM64_OP_REG; in AArch64_printInst() 120 …MI->flat_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count].reg = MCOperand_getRe… in AArch64_printInst() 121 MI->flat_insn->detail->arm64.op_count++; in AArch64_printInst() 122 … MI->flat_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count].type = ARM64_OP_REG; in AArch64_printInst() 123 …MI->flat_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count].reg = getWRegFromXReg… in AArch64_printInst() [all …]
|
D | AArch64Mapping.c | 14946 MI->flat_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count - 1].vas = sp; in arm64_op_addVectorArrSpecifier() 14953 MI->flat_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count - 1].vess = sp; in arm64_op_addVectorElementSizeSpecifier() 14960 MI->flat_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count].type = ARM64_OP_FP; in arm64_op_addFP() 14961 MI->flat_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count].fp = fp; in arm64_op_addFP() 14962 MI->flat_insn->detail->arm64.op_count++; in arm64_op_addFP() 14969 MI->flat_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count].type = ARM64_OP_IMM; in arm64_op_addImm() 14970 MI->flat_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count].imm = (int)imm; in arm64_op_addImm() 14971 MI->flat_insn->detail->arm64.op_count++; in arm64_op_addImm()
|
D | AArch64Disassembler.c | 235 if (MI->flat_insn->detail) { in _getInstruction() 236 memset(MI->flat_insn->detail, 0, sizeof(cs_detail)); in _getInstruction() 237 for (i = 0; i < ARR_SIZE(MI->flat_insn->detail->arm64.operands); i++) in _getInstruction() 238 MI->flat_insn->detail->arm64.operands[i].vector_index = -1; in _getInstruction()
|
/external/capstone/arch/ARM/ |
D | ARMInstPrinter.c | 129 MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].type = ARM_OP_MEM; in set_mem_access() 130 …MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].mem.base = ARM_REG_INVALI… in set_mem_access() 131 …MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].mem.index = ARM_REG_INVAL… in set_mem_access() 132 MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].mem.scale = 1; in set_mem_access() 133 MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].mem.disp = 0; in set_mem_access() 136 MI->flat_insn->detail->arm.op_count++; in set_mem_access() 143 MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].type = ARM_OP_IMM; in op_addImm() 144 MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].imm = v; in op_addImm() 145 MI->flat_insn->detail->arm.op_count++; in op_addImm() 189 …MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].shift.type = (arm_shifter… in printRegImmShift() [all …]
|
D | ARMDisassembler.c | 457 if (MI->flat_insn->detail) { in _ARM_getInstruction() 458 memset(&MI->flat_insn->detail->arm, 0, sizeof(cs_arm)); in _ARM_getInstruction() 459 for (i = 0; i < ARR_SIZE(MI->flat_insn->detail->arm.operands); i++) in _ARM_getInstruction() 460 MI->flat_insn->detail->arm.operands[i].vector_index = -1; in _ARM_getInstruction() 699 if (MI->flat_insn->detail) { in _Thumb_getInstruction() 700 memset(&MI->flat_insn->detail->arm, 0, sizeof(cs_arm)); in _Thumb_getInstruction() 701 for (i = 0; i < ARR_SIZE(MI->flat_insn->detail->arm.operands); i++) in _Thumb_getInstruction() 702 MI->flat_insn->detail->arm.operands[i].vector_index = -1; in _Thumb_getInstruction()
|
/external/capstone/arch/SystemZ/ |
D | SystemZInstPrinter.c | 63 MI->flat_insn->detail->sysz.operands[MI->flat_insn->detail->sysz.op_count].type = SYSZ_OP_MEM; in printAddress() 64 …MI->flat_insn->detail->sysz.operands[MI->flat_insn->detail->sysz.op_count].mem.base = (uint8_t)Sys… in printAddress() 65 …MI->flat_insn->detail->sysz.operands[MI->flat_insn->detail->sysz.op_count].mem.index = (uint8_t)Sy… in printAddress() 66 MI->flat_insn->detail->sysz.operands[MI->flat_insn->detail->sysz.op_count].mem.disp = Disp; in printAddress() 67 MI->flat_insn->detail->sysz.op_count++; in printAddress() 71 MI->flat_insn->detail->sysz.operands[MI->flat_insn->detail->sysz.op_count].type = SYSZ_OP_IMM; in printAddress() 72 MI->flat_insn->detail->sysz.operands[MI->flat_insn->detail->sysz.op_count].imm = Disp; in printAddress() 73 MI->flat_insn->detail->sysz.op_count++; in printAddress() 88 MI->flat_insn->detail->sysz.operands[MI->flat_insn->detail->sysz.op_count].type = SYSZ_OP_REG; in _printOperand() 89 MI->flat_insn->detail->sysz.operands[MI->flat_insn->detail->sysz.op_count].reg = reg; in _printOperand() [all …]
|
D | SystemZDisassembler.c | 324 if (MI->flat_insn->detail) { in SystemZ_getInstruction() 325 memset(MI->flat_insn->detail, 0, sizeof(cs_detail)); in SystemZ_getInstruction()
|
/external/capstone/arch/X86/ |
D | X86ATTInstPrinter.c | 61 MI->flat_insn->detail->x86.op_count++; in set_mem_access() 273 MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].type = X86_OP_MEM; in printSrcIdx() 274 MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].size = MI->x86opsize; in printSrcIdx() 275 …MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].mem.segment = X86_REG_INV… in printSrcIdx() 276 …MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].mem.base = X86_REG_INVALI… in printSrcIdx() 277 …MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].mem.index = X86_REG_INVAL… in printSrcIdx() 278 MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].mem.scale = 1; in printSrcIdx() 279 MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].mem.disp = 0; in printSrcIdx() 289 MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].mem.segment = reg; in printSrcIdx() 307 MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].type = X86_OP_MEM; in printDstIdx() [all …]
|
D | X86IntelInstPrinter.c | 60 MI->flat_insn->detail->x86.op_count++; in set_mem_access() 70 if (MI->flat_insn->id == X86_INS_LJMP || MI->flat_insn->id == X86_INS_LCALL) in printopaquemem() 76 if (MI->flat_insn->id == X86_INS_LJMP || MI->flat_insn->id == X86_INS_LCALL) in printopaquemem() 82 if (MI->flat_insn->id == X86_INS_LJMP || MI->flat_insn->id == X86_INS_LCALL) in printopaquemem() 299 MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].type = X86_OP_MEM; in printSrcIdx() 300 MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].size = MI->x86opsize; in printSrcIdx() 301 …MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].mem.segment = X86_REG_INV… in printSrcIdx() 302 …MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].mem.base = X86_REG_INVALI… in printSrcIdx() 303 …MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].mem.index = X86_REG_INVAL… in printSrcIdx() 304 MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].mem.scale = 1; in printSrcIdx() [all …]
|
D | X86Disassembler.c | 801 if (instr->flat_insn->detail) { in X86_getInstruction() 802 instr->flat_insn->detail->x86.op_count = 0; in X86_getInstruction() 803 instr->flat_insn->detail->x86.sse_cc = X86_SSE_CC_INVALID; in X86_getInstruction() 804 instr->flat_insn->detail->x86.avx_cc = X86_AVX_CC_INVALID; in X86_getInstruction() 805 instr->flat_insn->detail->x86.avx_sae = false; in X86_getInstruction() 806 instr->flat_insn->detail->x86.avx_rm = X86_AVX_RM_INVALID; in X86_getInstruction() 808 memset(instr->flat_insn->detail->x86.prefix, 0, sizeof(instr->flat_insn->detail->x86.prefix)); in X86_getInstruction() 809 memset(instr->flat_insn->detail->x86.opcode, 0, sizeof(instr->flat_insn->detail->x86.opcode)); in X86_getInstruction() 810 memset(instr->flat_insn->detail->x86.operands, 0, sizeof(instr->flat_insn->detail->x86.operands)); in X86_getInstruction() 850 update_pub_insn(instr->flat_insn, &insn, instr->x86_prefix); in X86_getInstruction()
|
D | X86Mapping.c | 47767 MI->flat_insn->detail->regs_read[MI->flat_insn->detail->regs_read_count] = cx; in add_cx() 47768 MI->flat_insn->detail->regs_read_count++; in add_cx() 47770 MI->flat_insn->detail->regs_write[MI->flat_insn->detail->regs_write_count] = cx; in add_cx() 47771 MI->flat_insn->detail->regs_write_count++; in add_cx() 47862 memcpy(MI->flat_insn->detail->x86.prefix, MI->x86_prefix, ARR_SIZE(MI->x86_prefix)); in X86_lockrep() 47870 MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].type = X86_OP_REG; in op_addReg() 47871 MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].reg = reg; in op_addReg() 47872 …MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].size = MI->csh->regsize_m… in op_addReg() 47873 MI->flat_insn->detail->x86.op_count++; in op_addReg() 47883 MI->flat_insn->detail->x86.operands[MI->flat_insn->detail->x86.op_count].type = X86_OP_IMM; in op_addImm() [all …]
|
/external/capstone/arch/Sparc/ |
D | SparcInstPrinter.c | 49 MI->flat_insn->detail->sparc.hint = hint; in Sparc_add_hint() 56 MI->flat_insn->detail->sparc.operands[MI->flat_insn->detail->sparc.op_count].type = SPARC_OP_REG; in Sparc_add_reg() 57 MI->flat_insn->detail->sparc.operands[MI->flat_insn->detail->sparc.op_count].reg = reg; in Sparc_add_reg() 58 MI->flat_insn->detail->sparc.op_count++; in Sparc_add_reg() 70 MI->flat_insn->detail->sparc.operands[MI->flat_insn->detail->sparc.op_count].type = SPARC_OP_MEM; in set_mem_access() 71 …MI->flat_insn->detail->sparc.operands[MI->flat_insn->detail->sparc.op_count].mem.base = SPARC_REG_… in set_mem_access() 72 MI->flat_insn->detail->sparc.operands[MI->flat_insn->detail->sparc.op_count].mem.disp = 0; in set_mem_access() 75 MI->flat_insn->detail->sparc.op_count++; in set_mem_access() 178 if (MI->flat_insn->detail->sparc.operands[MI->flat_insn->detail->sparc.op_count].mem.base) in printOperand() 179 …MI->flat_insn->detail->sparc.operands[MI->flat_insn->detail->sparc.op_count].mem.index = (uint8_t)… in printOperand() [all …]
|
D | SparcDisassembler.c | 234 if (MI->flat_insn->detail) { in Sparc_getInstruction() 235 memset(MI->flat_insn->detail, 0, sizeof(cs_detail)); in Sparc_getInstruction()
|
/external/capstone/arch/PowerPC/ |
D | PPCInstPrinter.c | 52 MI->flat_insn->detail->ppc.operands[MI->flat_insn->detail->ppc.op_count].type = PPC_OP_MEM; in set_mem_access() 53 …MI->flat_insn->detail->ppc.operands[MI->flat_insn->detail->ppc.op_count].mem.base = PPC_REG_INVALI… in set_mem_access() 54 MI->flat_insn->detail->ppc.operands[MI->flat_insn->detail->ppc.op_count].mem.disp = 0; in set_mem_access() 57 MI->flat_insn->detail->ppc.op_count++; in set_mem_access() 116 cs_ppc *ppc = &MI->flat_insn->detail->ppc; in PPC_printInst() 194 MI->flat_insn->detail->ppc.bc = (ppc_bc)alias.cc; in PPC_printInst() 252 MI->flat_insn->detail->ppc.bc = (ppc_bc)cc_normalize(Code); in printPredicateOperand() 363 MI->flat_insn->detail->ppc.operands[MI->flat_insn->detail->ppc.op_count].type = PPC_OP_IMM; in printU2ImmOperand() 364 MI->flat_insn->detail->ppc.operands[MI->flat_insn->detail->ppc.op_count].imm = Value; in printU2ImmOperand() 365 MI->flat_insn->detail->ppc.op_count++; in printU2ImmOperand() [all …]
|
D | PPCDisassembler.c | 352 if (MI->flat_insn->detail) { in getInstruction() 353 memset(MI->flat_insn->detail, 0, sizeof(cs_detail)); in getInstruction()
|
/external/capstone/arch/Mips/ |
D | MipsInstPrinter.c | 96 MI->flat_insn->detail->mips.operands[MI->flat_insn->detail->mips.op_count].type = MIPS_OP_MEM; in set_mem_access() 97 …MI->flat_insn->detail->mips.operands[MI->flat_insn->detail->mips.op_count].mem.base = MIPS_REG_INV… in set_mem_access() 98 MI->flat_insn->detail->mips.operands[MI->flat_insn->detail->mips.op_count].mem.disp = 0; in set_mem_access() 101 MI->flat_insn->detail->mips.op_count++; in set_mem_access() 198 MI->flat_insn->detail->mips.operands[MI->flat_insn->detail->mips.op_count].mem.base = reg; in printOperand() 200 MI->flat_insn->detail->mips.operands[MI->flat_insn->detail->mips.op_count].type = MIPS_OP_REG; in printOperand() 201 MI->flat_insn->detail->mips.operands[MI->flat_insn->detail->mips.op_count].reg = reg; in printOperand() 202 MI->flat_insn->detail->mips.op_count++; in printOperand() 222 MI->flat_insn->detail->mips.operands[MI->flat_insn->detail->mips.op_count].mem.disp = imm; in printOperand() 237 MI->flat_insn->detail->mips.operands[MI->flat_insn->detail->mips.op_count].type = MIPS_OP_IMM; in printOperand() [all …]
|
D | MipsDisassembler.c | 332 if (instr->flat_insn->detail) { in MipsDisassembler_getInstruction() 333 memset(instr->flat_insn->detail, 0, sizeof(cs_detail)); in MipsDisassembler_getInstruction() 418 if (instr->flat_insn->detail) { in Mips64Disassembler_getInstruction() 419 memset(instr->flat_insn->detail, 0, sizeof(cs_detail)); in Mips64Disassembler_getInstruction() 426 if (instr->flat_insn->detail) { in Mips64Disassembler_getInstruction() 427 memset(instr->flat_insn->detail, 0, sizeof(cs_detail)); in Mips64Disassembler_getInstruction()
|
/external/capstone/ |
D | cs.c | 539 mci.flat_insn = insn_cache; in cs_disasm() 540 mci.flat_insn->address = offset; in cs_disasm() 543 mci.flat_insn->mnemonic[0] = '\0'; in cs_disasm() 544 mci.flat_insn->op_str[0] = '\0'; in cs_disasm() 552 mci.flat_insn->size = insn_size; in cs_disasm() 749 mci.flat_insn = insn; in cs_disasm_iter() 750 mci.flat_insn->address = *address; in cs_disasm_iter() 753 mci.flat_insn->mnemonic[0] = '\0'; in cs_disasm_iter() 754 mci.flat_insn->op_str[0] = '\0'; in cs_disasm_iter() 762 mci.flat_insn->size = insn_size; in cs_disasm_iter()
|
D | MCInst.h | 98 cs_insn *flat_insn; // insn to be exposed to public member
|