/external/mesa3d/src/gallium/drivers/nouveau/nv30/ |
D | nv30_transfer.c | 440 PUSH_RELOC(push, dst->bo, 0, NOUVEAU_BO_OR, fifo->vram, fifo->gart); in nv30_transfer_rect_sifm() 441 PUSH_RELOC(push, dst->bo, 0, NOUVEAU_BO_OR, fifo->vram, fifo->gart); in nv30_transfer_rect_sifm() 451 PUSH_RELOC(push, dst->bo, 0, NOUVEAU_BO_OR, fifo->vram, fifo->gart); in nv30_transfer_rect_sifm() 461 PUSH_RELOC(push, src->bo, 0, NOUVEAU_BO_OR, fifo->vram, fifo->gart); in nv30_transfer_rect_sifm() 513 PUSH_DATA (push, (src->domain == NOUVEAU_BO_VRAM) ? fifo->vram : fifo->gart); in nv30_transfer_rect_m2mf() 514 PUSH_DATA (push, (dst->domain == NOUVEAU_BO_VRAM) ? fifo->vram : fifo->gart); in nv30_transfer_rect_m2mf() 704 PUSH_DATA (push, (s_dom == NOUVEAU_BO_VRAM) ? fifo->vram : fifo->gart); in nv30_transfer_copy_data() 705 PUSH_DATA (push, (d_dom == NOUVEAU_BO_VRAM) ? fifo->vram : fifo->gart); in nv30_transfer_copy_data()
|
D | nv30_screen.c | 647 PUSH_DATA (push, fifo->gart); /* TEXTURE1 */ in nv30_screen_create() 653 PUSH_DATA (push, fifo->gart); /* VTXBUF1 */ in nv30_screen_create()
|
/external/mesa3d/src/mesa/drivers/dri/nouveau/ |
D | nv04_surface.c | 242 PUSH_RELOC(push, src->bo, 0, NOUVEAU_BO_OR, fifo->vram, fifo->gart); in nv04_surface_copy_swizzle() 298 PUSH_RELOC(push, src->bo, 0, NOUVEAU_BO_OR, fifo->vram, fifo->gart); in nv04_surface_copy_m2mf() 299 PUSH_RELOC(push, dst->bo, 0, NOUVEAU_BO_OR, fifo->vram, fifo->gart); in nv04_surface_copy_m2mf() 441 PUSH_RELOC(push, dst->bo, 0, NOUVEAU_BO_OR, fifo->vram, fifo->gart); in nv04_surface_fill() 442 PUSH_RELOC(push, dst->bo, 0, NOUVEAU_BO_OR, fifo->vram, fifo->gart); in nv04_surface_fill()
|
D | nv04_context.c | 96 PUSH_DATA (push, fifo->gart); in nv04_hwctx_init() 104 PUSH_DATA (push, fifo->gart); in nv04_hwctx_init()
|
D | nv20_context.c | 110 PUSH_DATA (push, fifo->gart); in nv20_hwctx_init() 116 PUSH_DATA (push, fifo->gart); in nv20_hwctx_init()
|
D | nv10_context.c | 215 PUSH_DATA (push, fifo->gart); in nv10_hwctx_init() 216 PUSH_DATA (push, fifo->gart); in nv10_hwctx_init()
|
D | nouveau_context.c | 145 .gart = 0xbeef0202 in nouveau_context_init()
|
/external/mesa3d/src/gallium/drivers/r600/ |
D | compute_memory_pool.c | 665 struct pipe_resource* gart = (struct pipe_resource*)pool->bo; in compute_memory_transfer() local 671 assert(gart); in compute_memory_transfer() 678 map = pipe->transfer_map(pipe, gart, 0, PIPE_TRANSFER_READ, in compute_memory_transfer() 686 map = pipe->transfer_map(pipe, gart, 0, PIPE_TRANSFER_WRITE, in compute_memory_transfer()
|
/external/mesa3d/src/gallium/drivers/nouveau/ |
D | nouveau_screen.c | 171 struct nv04_fifo nv04_data = { .vram = 0xbeef0201, .gart = 0xbeef0202 }; in nouveau_screen_init()
|
D | nouveau_video.c | 503 struct nv04_fifo nv04_data = { .vram = 0xbeef0201, .gart = 0xbeef0202 }; in nouveau_create_decoder() 597 PUSH_DATA (push, nv04_data.gart); in nouveau_create_decoder() 600 PUSH_DATA (push, nv04_data.gart); in nouveau_create_decoder()
|
D | nouveau_vp3_video.c | 379 struct nv04_fifo nv04_data = {.vram = 0xbeef0201, .gart = 0xbeef0202}; in firmware_present()
|
/external/libdrm/nouveau/ |
D | nouveau.h | 246 uint32_t gart; member
|
D | abi16.c | 41 .tt_ctxdma_handle = nv04->gart in abi16_chan_nv04()
|
/external/mesa3d/src/gallium/drivers/nouveau/nv50/ |
D | nv98_video.c | 91 struct nv04_fifo nv04_data = {.vram = 0xbeef0201, .gart = 0xbeef0202}; in nv98_create_decoder()
|
D | nv84_video.c | 274 struct nv04_fifo nv04_data = { .vram = 0xbeef0201, .gart = 0xbeef0202 }; in nv84_create_decoder()
|
/external/u-boot/arch/arm/dts/ |
D | tegra20.dtsi | 562 compatible = "nvidia,tegra20-gart";
|
/external/hyphenation-patterns/en-US/ |
D | ushyphex.tex | 1416 Stutt-gart
|
D | hyph-en-us.hyp.txt | 1417 stutt-gart
|
/external/hyphenation-patterns/cy/ |
D | hyph-cy.pat.txt | 2465 3gart
|
/external/cldr/tools/java/org/unicode/cldr/util/data/transforms/ |
D | internal_raw_IPA.txt | 65223 gart %35415 gɑrt
|
D | internal_raw_IPA-old.txt | 77333 gart gɑrt
|