| /external/swiftshader/third_party/LLVM/lib/Target/ |
| D | TargetRegisterInfo.cpp | 81 BitVector TargetRegisterInfo::getAllocatableSet(const MachineFunction &MF, in getAllocatableSet() function in TargetRegisterInfo
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
| D | SIFormMemoryClauses.cpp | 311 MaxVGPRs = TRI->getAllocatableSet(MF, &AMDGPU::VGPR_32RegClass).count(); in runOnMachineFunction()
312 MaxSGPRs = TRI->getAllocatableSet(MF, &AMDGPU::SGPR_32RegClass).count(); in runOnMachineFunction()
|
| /external/swiftshader/third_party/LLVM/lib/CodeGen/ |
| D | VirtRegMap.cpp | 85 TRI->getAllocatableSet(mf, *I))); in runOnMachineFunction()
238 BitVector Allocatable = TRI->getAllocatableSet(*MF); in FindUnusedRegisters()
|
| D | RegisterScavenging.cpp | 335 TRI->getAllocatableSet(*I->getParent()->getParent(), RC); in scavengeRegister()
|
| D | AggressiveAntiDepBreaker.cpp | 129 BitVector CPSet = TRI->getAllocatableSet(MF, CriticalPathRCs[i]); in AggressiveAntiDepBreaker()
532 BitVector RCBV = TRI->getAllocatableSet(MF, RC); in GetRenameRegisters()
|
| D | MachineSink.cpp | 221 AllocatableSet = TRI->getAllocatableSet(MF); in runOnMachineFunction()
|
| D | TargetInstrInfoImpl.cpp | 419 BitVector AllocatableRegs = TRI.getAllocatableSet(MF, 0); in isReallyTriviallyReMaterializableGeneric()
|
| D | MachineLICM.cpp | 322 AllocatableSet = TRI->getAllocatableSet(MF); in runOnMachineFunction()
|
| D | RegAllocLinearScan.cpp | 512 allocatableRegs_ = tri_->getAllocatableSet(fn); in runOnMachineFunction()
|
| /external/llvm/lib/Target/ARM/ |
| D | Thumb1FrameLowering.cpp | 493 TRI->getAllocatableSet(MF, TRI->getRegClass(ARM::tGPRRegClassID)); in emitPopSpecialFixUp()
498 TRI->getAllocatableSet(MF, TRI->getRegClass(ARM::hGPRRegClassID)); in emitPopSpecialFixUp()
|
| /external/swiftshader/third_party/LLVM/include/llvm/Target/ |
| D | TargetRegisterInfo.h | 307 BitVector getAllocatableSet(const MachineFunction &MF,
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
| D | MipsDelaySlotFiller.cpp | 337 assert(MF.getSubtarget().getRegisterInfo()->getAllocatableSet(MF).test(R) && in addLiveInRegs()
393 BitVector AllocSet = TRI.getAllocatableSet(MF); in setUnallocatableRegs()
|
| D | Mips16InstrInfo.cpp | 356 RI.getAllocatableSet in loadImmediate()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsDelaySlotFiller.cpp | 309 assert(MF.getSubtarget().getRegisterInfo()->getAllocatableSet(MF).test(R) && in addLiveInRegs()
365 BitVector AllocSet = TRI.getAllocatableSet(MF); in setUnallocatableRegs()
|
| D | Mips16InstrInfo.cpp | 336 RI.getAllocatableSet in loadImmediate()
|
| /external/llvm/lib/CodeGen/ |
| D | TargetRegisterInfo.cpp | 155 BitVector TargetRegisterInfo::getAllocatableSet(const MachineFunction &MF, in getAllocatableSet() function in TargetRegisterInfo
|
| D | RegisterScavenging.cpp | 355 BitVector Candidates = TRI->getAllocatableSet(MF, RC); in scavengeRegister()
|
| D | AggressiveAntiDepBreaker.cpp | 123 BitVector CPSet = TRI->getAllocatableSet(MF, CriticalPathRCs[i]); in AggressiveAntiDepBreaker()
518 BitVector RCBV = TRI->getAllocatableSet(MF, RC); in GetRenameRegisters()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
| D | AggressiveAntiDepBreaker.cpp | 135 BitVector CPSet = TRI->getAllocatableSet(MF, CriticalPathRCs[i]); in AggressiveAntiDepBreaker()
537 BitVector RCBV = TRI->getAllocatableSet(MF, RC); in GetRenameRegisters()
|
| D | TargetRegisterInfo.cpp | 217 BitVector TargetRegisterInfo::getAllocatableSet(const MachineFunction &MF, in getAllocatableSet() function in TargetRegisterInfo
|
| D | RegisterScavenging.cpp | 541 BitVector Candidates = TRI->getAllocatableSet(MF, RC); in scavengeRegister()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetRegisterInfo.h | 354 BitVector getAllocatableSet(const MachineFunction &MF,
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
| D | Thumb1FrameLowering.cpp | 613 TRI.getAllocatableSet(MF, TRI.getRegClass(ARM::tGPRRegClassID)); in emitPopSpecialFixUp()
624 TRI.getAllocatableSet(MF, TRI.getRegClass(ARM::hGPRRegClassID)); in emitPopSpecialFixUp()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
| D | TargetRegisterInfo.h | 365 BitVector getAllocatableSet(const MachineFunction &MF,
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AVR/ |
| D | AVRExpandPseudoInsts.cpp | 872 TRI->getAllocatableSet in scavengeGPR8()
|