| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/ |
| D | RDFCopy.cpp | 52 if (TRI.getMinimalPhysRegClass(DstR.Reg) != in interpretAsCopy()
53 TRI.getMinimalPhysRegClass(SrcR.Reg)) in interpretAsCopy()
124 const TargetRegisterClass &RC = *TRI.getMinimalPhysRegClass(RR.Reg); in run()
|
| /external/swiftshader/third_party/LLVM/lib/CodeGen/ |
| D | PrologEpilogInserter.cpp | 253 const TargetRegisterClass *RC = RegInfo->getMinimalPhysRegClass(Reg); in calculateCalleeSavedRegisters()
321 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in insertCSRSpillsAndRestores()
348 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in insertCSRSpillsAndRestores()
396 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in insertCSRSpillsAndRestores()
447 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in insertCSRSpillsAndRestores()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/GlobalISel/ |
| D | RegisterBankInfo.cpp | 87 return &getRegBankFromRegClass(getMinimalPhysRegClass(Reg, TRI)); in getRegBank()
99 RegisterBankInfo::getMinimalPhysRegClass(unsigned Reg, in getMinimalPhysRegClass() function in RegisterBankInfo
106 const TargetRegisterClass *PhysRC = TRI.getMinimalPhysRegClass(Reg); in getMinimalPhysRegClass()
467 auto *RC = &getMinimalPhysRegClass(Reg, TRI); in getSizeInBits()
|
| /external/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyReplacePhysRegs.cpp | 83 const TargetRegisterClass *RC = TRI.getMinimalPhysRegClass(PReg); in runOnMachineFunction()
|
| D | WebAssemblyInstrInfo.cpp | 61 : MRI.getTargetRegisterInfo()->getMinimalPhysRegClass(DestReg); in copyPhysReg()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyReplacePhysRegs.cpp | 87 const TargetRegisterClass *RC = TRI.getMinimalPhysRegClass(PReg); in runOnMachineFunction()
|
| D | WebAssemblyInstrInfo.cpp | 62 : MRI.getTargetRegisterInfo()->getMinimalPhysRegClass(DestReg); in copyPhysReg()
|
| /external/llvm/lib/Target/Hexagon/ |
| D | RDFCopy.cpp | 47 if (TRI.getMinimalPhysRegClass(DstR.Reg) != in interpretAsCopy()
48 TRI.getMinimalPhysRegClass(SrcR.Reg)) in interpretAsCopy()
|
| D | HexagonVLIWPacketizer.cpp | 279 const TargetRegisterClass* RC = HRI->getMinimalPhysRegClass(DepReg); in isCallDependent()
594 predRegClass = HRI->getMinimalPhysRegClass(predRegNumSrc); in canPromoteToNewValueStore()
606 predRegClass = HRI->getMinimalPhysRegClass(predRegNumDst); in canPromoteToNewValueStore()
1248 RC = HRI->getMinimalPhysRegClass(DepReg); in isLegalToPacketizeTogether()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
| D | MipsFrameLowering.cpp | 128 unsigned RegSize = TRI.getSpillSize(*TRI.getMinimalPhysRegClass(*R)); in estimateStackSize()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsFrameLowering.cpp | 122 unsigned Size = TRI.getMinimalPhysRegClass(*R)->getSize(); in estimateStackSize()
|
| /external/swiftshader/third_party/LLVM/lib/Target/ |
| D | TargetRegisterInfo.cpp | 55 TargetRegisterInfo::getMinimalPhysRegClass(unsigned reg, EVT VT) const { in getMinimalPhysRegClass() function in TargetRegisterInfo
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
| D | TargetRegisterInfo.cpp | 191 TargetRegisterInfo::getMinimalPhysRegClass(unsigned reg, MVT VT) const { in getMinimalPhysRegClass() function in TargetRegisterInfo
468 RC = getMinimalPhysRegClass(Reg); in getRegSizeInBits()
|
| D | StackMaps.cpp | 154 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(MOI->getReg()); in parseOperand()
250 unsigned Size = TRI->getSpillSize(*TRI->getMinimalPhysRegClass(Reg)); in createLiveOutReg()
|
| D | PrologEpilogInserter.cpp | 361 const TargetRegisterClass *RC = RegInfo->getMinimalPhysRegClass(Reg); in assignCalleeSavedSpillSlots()
473 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in insertCSRSaves()
495 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in insertCSRRestores()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AVR/ |
| D | AVRAsmPrinter.cpp | 115 const TargetRegisterClass *RC = TRI.getMinimalPhysRegClass(Reg); in PrintAsmOperand()
|
| D | AVRFrameLowering.cpp | 254 assert(TRI->getRegSizeInBits(*TRI->getMinimalPhysRegClass(Reg)) == 8 && in spillCalleeSavedRegisters()
292 assert(TRI->getRegSizeInBits(*TRI->getMinimalPhysRegClass(Reg)) == 8 && in restoreCalleeSavedRegisters()
|
| /external/swiftshader/third_party/LLVM/lib/Target/XCore/ |
| D | XCoreFrameLowering.cpp | 296 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in spillCalleeSavedRegisters()
322 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in restoreCalleeSavedRegisters()
|
| /external/llvm/lib/CodeGen/ |
| D | StackMaps.cpp | 139 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(MOI->getReg()); in parseOperand()
233 unsigned Size = TRI->getMinimalPhysRegClass(Reg)->getSize(); in createLiveOutReg()
|
| D | PrologEpilogInserter.cpp | 358 const TargetRegisterClass *RC = RegInfo->getMinimalPhysRegClass(Reg); in assignCalleeSavedSpillSlots()
484 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in insertCSRSpillsAndRestores()
513 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in insertCSRSpillsAndRestores()
|
| /external/llvm/lib/CodeGen/GlobalISel/ |
| D | RegisterBankInfo.cpp | 172 return &getRegBankFromRegClass(*TRI.getMinimalPhysRegClass(Reg)); in getRegBank()
370 RC = TRI.getMinimalPhysRegClass(Reg); in getSizeInBits()
|
| /external/llvm/lib/CodeGen/AsmPrinter/ |
| D | DwarfExpression.cpp | 133 unsigned RegSize = TRI.getMinimalPhysRegClass(MachineReg)->getSize() * 8; in AddMachineRegPiece()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/GlobalISel/ |
| D | RegisterBankInfo.h | 437 getMinimalPhysRegClass(unsigned Reg, const TargetRegisterInfo &TRI) const;
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/XCore/ |
| D | XCoreFrameLowering.cpp | 441 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in spillCalleeSavedRegisters()
469 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in restoreCalleeSavedRegisters()
|
| /external/llvm/lib/Target/XCore/ |
| D | XCoreFrameLowering.cpp | 439 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in spillCalleeSavedRegisters()
467 const TargetRegisterClass *RC = TRI->getMinimalPhysRegClass(Reg); in restoreCalleeSavedRegisters()
|