Home
last modified time | relevance | path

Searched refs:getRegClassInfo (Results 1 – 3 of 3) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
DTargetRegisterInfo.h315 return getRegClassInfo(RC).RegSize; in getRegSizeInBits()
321 return getRegClassInfo(RC).SpillSize / 8; in getSpillSize()
327 return getRegClassInfo(RC).SpillAlignment / 8; in getSpillAlignment()
341 return getRegClassInfo(RC).VTList; in legalclasstypes_begin()
671 const RegClassInfo &getRegClassInfo(const TargetRegisterClass &RC) const { in getRegClassInfo() function
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/
DHexagonMachineScheduler.h100 RegisterClassInfo *getRegClassInfo() { return RegClassInfo; } in getRegClassInfo() function
DHexagonMachineScheduler.cpp279 unsigned Limit = DAG->getRegClassInfo()->getRegPressureSetLimit(i); in initialize()