Searched refs:getSubRegFromChannel (Results 1 – 15 of 15) sorted by relevance
/external/llvm/lib/Target/AMDGPU/ |
D | R600ExpandSpecialInstrs.cpp | 187 TRI.getSubReg(DstReg, TRI.getSubRegFromChannel(Chan)), PReg); in runOnMachineFunction() 286 unsigned SubRegIndex = TRI.getSubRegFromChannel(Chan); in runOnMachineFunction() 291 unsigned SubRegIndex0 = TRI.getSubRegFromChannel(CubeSrcSwz[Chan]); in runOnMachineFunction() 292 unsigned SubRegIndex1 = TRI.getSubRegFromChannel(CubeSrcSwz[3 - Chan]); in runOnMachineFunction() 301 unsigned SubRegIndex = TRI.getSubRegFromChannel(Chan); in runOnMachineFunction()
|
D | AMDGPURegisterInfo.h | 35 unsigned getSubRegFromChannel(unsigned Channel) const;
|
D | AMDGPURegisterInfo.cpp | 39 unsigned AMDGPURegisterInfo::getSubRegFromChannel(unsigned Channel) const { in getSubRegFromChannel() function in AMDGPURegisterInfo
|
D | R600ControlFlowFinalizer.cpp | 296 TRI->getSubRegFromChannel(TRI->getHWRegChan(Reg)), in isCompatibleWithClause() 305 TRI->getSubRegFromChannel(TRI->getHWRegChan(Reg)), in isCompatibleWithClause()
|
D | AMDGPUISelDAGToDAG.cpp | 341 CurDAG->getTargetConstant(TRI->getSubRegFromChannel(i), DL, in Select() 354 CurDAG->getTargetConstant(TRI->getSubRegFromChannel(i), DL, MVT::i32); in Select()
|
D | SIInstrInfo.cpp | 2178 .addReg(SrcReg, 0, RI.getSubRegFromChannel(i)); in readlaneVGPRToSGPR() 2187 MIB.addImm(RI.getSubRegFromChannel(i)); in readlaneVGPRToSGPR()
|
D | R600InstrInfo.cpp | 61 unsigned SubRegIndex = RI.getSubRegFromChannel(I); in copyPhysReg()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
D | R600ExpandSpecialInstrs.cpp | 223 unsigned SubRegIndex = AMDGPURegisterInfo::getSubRegFromChannel(Chan); in runOnMachineFunction() 228 unsigned SubRegIndex0 = AMDGPURegisterInfo::getSubRegFromChannel(CubeSrcSwz[Chan]); in runOnMachineFunction() 229 unsigned SubRegIndex1 = AMDGPURegisterInfo::getSubRegFromChannel(CubeSrcSwz[3 - Chan]); in runOnMachineFunction() 238 unsigned SubRegIndex = AMDGPURegisterInfo::getSubRegFromChannel(Chan); in runOnMachineFunction()
|
D | AMDGPURegisterInfo.h | 34 static unsigned getSubRegFromChannel(unsigned Channel);
|
D | AMDGPURegisterInfo.cpp | 30 unsigned AMDGPURegisterInfo::getSubRegFromChannel(unsigned Channel) { in getSubRegFromChannel() function in AMDGPURegisterInfo
|
D | R600ControlFlowFinalizer.cpp | 312 AMDGPURegisterInfo::getSubRegFromChannel(TRI->getHWRegChan(Reg)), in isCompatibleWithClause() 321 AMDGPURegisterInfo::getSubRegFromChannel(TRI->getHWRegChan(Reg)), in isCompatibleWithClause()
|
D | AMDGPUISelDAGToDAG.cpp | 435 unsigned Sub = AMDGPURegisterInfo::getSubRegFromChannel(i); in SelectBuildVector() 445 unsigned Sub = AMDGPURegisterInfo::getSubRegFromChannel(i); in SelectBuildVector()
|
D | R600InstrInfo.cpp | 81 unsigned SubRegIndex = AMDGPURegisterInfo::getSubRegFromChannel(I); in copyPhysReg()
|
D | SIRegisterInfo.cpp | 586 ValueReg : getSubReg(ValueReg, getSubRegFromChannel(i)); in buildSpillLoadStore()
|
D | SIInstrInfo.cpp | 3418 .addReg(SrcReg, 0, RI.getSubRegFromChannel(i)); in readlaneVGPRToSGPR() 3427 MIB.addImm(RI.getSubRegFromChannel(i)); in readlaneVGPRToSGPR()
|