Home
last modified time | relevance | path

Searched refs:hasExtraSrcRegAllocReq (Results 1 – 25 of 54) sorted by relevance

123

/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/
Dpostra-norename.mir4 # since V_MOV_B32_e32 has hasExtraSrcRegAllocReq set.
/external/swiftshader/third_party/LLVM/include/llvm/MC/
DMCInstrDesc.h520 bool hasExtraSrcRegAllocReq() const { in hasExtraSrcRegAllocReq() function
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Nios2/
DNios2InstrInfo.td67 hasExtraSrcRegAllocReq = 1 in {
/external/llvm/include/llvm/MC/
DMCInstrDesc.h453 bool hasExtraSrcRegAllocReq() const { in hasExtraSrcRegAllocReq() function
/external/swiftshader/third_party/llvm-7.0/llvm/utils/TableGen/
DInstrDocsEmitter.cpp131 FLAG(hasExtraSrcRegAllocReq) in EmitInstrDocs()
DCodeGenInstruction.h254 bool hasExtraSrcRegAllocReq : 1; variable
DInstrInfoEmitter.cpp599 if (!Target.getAllowRegisterRenaming() || Inst.hasExtraSrcRegAllocReq) in emitRecord()
DCodeGenInstruction.cpp343 hasExtraSrcRegAllocReq = R->getValueAsBit("hasExtraSrcRegAllocReq"); in CodeGenInstruction()
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/MC/
DMCInstrDesc.h495 bool hasExtraSrcRegAllocReq() const { in hasExtraSrcRegAllocReq() function
/external/swiftshader/third_party/LLVM/utils/TableGen/
DCodeGenInstruction.h242 bool hasExtraSrcRegAllocReq; variable
DInstrInfoEmitter.cpp296 if (Inst.hasExtraSrcRegAllocReq) OS << "|(1<<MCID::ExtraSrcRegAllocReq)"; in emitRecord()
DCodeGenInstruction.cpp318 hasExtraSrcRegAllocReq = R->getValueAsBit("hasExtraSrcRegAllocReq"); in CodeGenInstruction()
/external/llvm/utils/TableGen/
DCodeGenInstruction.h251 bool hasExtraSrcRegAllocReq : 1; variable
DInstrInfoEmitter.cpp504 if (Inst.hasExtraSrcRegAllocReq) OS << "|(1ULL<<MCID::ExtraSrcRegAllocReq)"; in emitRecord()
DCodeGenInstruction.cpp338 hasExtraSrcRegAllocReq = R->getValueAsBit("hasExtraSrcRegAllocReq"); in CodeGenInstruction()
/external/llvm/lib/Target/PowerPC/
DPPCInstr64Bit.td330 let hasExtraSrcRegAllocReq = 1 in {
340 } // hasExtraSrcRegAllocReq = 1
978 let hasExtraSrcRegAllocReq = 1, hasExtraDefRegAllocReq = 1,
987 let hasExtraSrcRegAllocReq = 1, hasExtraDefRegAllocReq = 1,
1010 let hasExtraSrcRegAllocReq = 1, hasExtraDefRegAllocReq = 1,
1019 let hasExtraSrcRegAllocReq = 1, hasExtraDefRegAllocReq = 1,
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/
DPPCInstr64Bit.td337 let hasExtraSrcRegAllocReq = 1 in {
347 } // hasExtraSrcRegAllocReq = 1
1116 let hasExtraSrcRegAllocReq = 1, hasExtraDefRegAllocReq = 1, Size = 8,
1125 let hasExtraSrcRegAllocReq = 1, hasExtraDefRegAllocReq = 1,
1148 let hasExtraSrcRegAllocReq = 1, hasExtraDefRegAllocReq = 1,
1157 let hasExtraSrcRegAllocReq = 1, hasExtraDefRegAllocReq = 1,
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DCriticalAntiDepBreaker.cpp184 MI.isCall() || MI.hasExtraSrcRegAllocReq() || TII->isPredicated(MI); in PrescanInstruction()
DAggressiveAntiDepBreaker.cpp467 bool Special = MI.isCall() || MI.hasExtraSrcRegAllocReq() || in ScanInstruction()
/external/llvm/lib/CodeGen/
DCriticalAntiDepBreaker.cpp167 MI.isCall() || MI.hasExtraSrcRegAllocReq() || TII->isPredicated(MI); in PrescanInstruction()
/external/swiftshader/third_party/LLVM/lib/CodeGen/
DCriticalAntiDepBreaker.cpp197 MI->getDesc().hasExtraSrcRegAllocReq() || in PrescanInstruction()
DAggressiveAntiDepBreaker.cpp455 MI->getDesc().hasExtraSrcRegAllocReq() || in ScanInstruction()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DSIInstrFormats.td191 …let hasExtraSrcRegAllocReq = !if(VOP1,1,!if(VOP2,1,!if(VOP3,1,!if(VOPC,1,!if(SDWA,1, !if(VALU,1,0)…
/external/llvm/include/llvm/CodeGen/
DMachineInstr.h715 bool hasExtraSrcRegAllocReq(QueryType Type = AnyInBundle) const {
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
DMachineInstr.h769 bool hasExtraSrcRegAllocReq(QueryType Type = AnyInBundle) const {

123