Home
last modified time | relevance | path

Searched refs:kOutputs_Sdiv_RdIsRnIsRm_al_r5_r5_r5 (Results 1 – 2 of 2) sorted by relevance

/external/vixl/test/aarch32/traces/
Dsimulator-cond-rd-rn-rm-sdiv-a32.h457 const Inputs kOutputs_Sdiv_RdIsRnIsRm_al_r5_r5_r5[] = { variable
8916 ARRAY_SIZE(kOutputs_Sdiv_RdIsRnIsRm_al_r5_r5_r5),
8917 kOutputs_Sdiv_RdIsRnIsRm_al_r5_r5_r5,
Dsimulator-cond-rd-rn-rm-sdiv-t32.h457 const Inputs kOutputs_Sdiv_RdIsRnIsRm_al_r5_r5_r5[] = { variable
8916 ARRAY_SIZE(kOutputs_Sdiv_RdIsRnIsRm_al_r5_r5_r5),
8917 kOutputs_Sdiv_RdIsRnIsRm_al_r5_r5_r5,