Home
last modified time | relevance | path

Searched refs:kOutputs_Uadd16_RdIsRm_al_r1_r12_r1 (Results 1 – 2 of 2) sorted by relevance

/external/vixl/test/aarch32/traces/
Dsimulator-cond-rd-rn-rm-uadd16-t32.h2774 const Inputs kOutputs_Uadd16_RdIsRm_al_r1_r12_r1[] = { variable
8992 ARRAY_SIZE(kOutputs_Uadd16_RdIsRm_al_r1_r12_r1),
8993 kOutputs_Uadd16_RdIsRm_al_r1_r12_r1,
Dsimulator-cond-rd-rn-rm-uadd16-a32.h2774 const Inputs kOutputs_Uadd16_RdIsRm_al_r1_r12_r1[] = { variable
8992 ARRAY_SIZE(kOutputs_Uadd16_RdIsRm_al_r1_r12_r1),
8993 kOutputs_Uadd16_RdIsRm_al_r1_r12_r1,