Home
last modified time | relevance | path

Searched refs:kOutputs_Uadd16_RdIsRnIsRm_al_r4_r4_r4 (Results 1 – 2 of 2) sorted by relevance

/external/vixl/test/aarch32/traces/
Dsimulator-cond-rd-rn-rm-uadd16-t32.h424 const Inputs kOutputs_Uadd16_RdIsRnIsRm_al_r4_r4_r4[] = { variable
8912 ARRAY_SIZE(kOutputs_Uadd16_RdIsRnIsRm_al_r4_r4_r4),
8913 kOutputs_Uadd16_RdIsRnIsRm_al_r4_r4_r4,
Dsimulator-cond-rd-rn-rm-uadd16-a32.h424 const Inputs kOutputs_Uadd16_RdIsRnIsRm_al_r4_r4_r4[] = { variable
8912 ARRAY_SIZE(kOutputs_Uadd16_RdIsRnIsRm_al_r4_r4_r4),
8913 kOutputs_Uadd16_RdIsRnIsRm_al_r4_r4_r4,