Home
last modified time | relevance | path

Searched refs:kOutputs_Uqadd16_RdIsRm_al_r1_r10_r1 (Results 1 – 2 of 2) sorted by relevance

/external/vixl/test/aarch32/traces/
Dsimulator-cond-rd-rn-rm-uqadd16-a32.h4188 const Inputs kOutputs_Uqadd16_RdIsRm_al_r1_r10_r1[] = { variable
9020 ARRAY_SIZE(kOutputs_Uqadd16_RdIsRm_al_r1_r10_r1),
9021 kOutputs_Uqadd16_RdIsRm_al_r1_r10_r1,
Dsimulator-cond-rd-rn-rm-uqadd16-t32.h4188 const Inputs kOutputs_Uqadd16_RdIsRm_al_r1_r10_r1[] = { variable
9020 ARRAY_SIZE(kOutputs_Uqadd16_RdIsRm_al_r1_r10_r1),
9021 kOutputs_Uqadd16_RdIsRm_al_r1_r10_r1,