/external/llvm/test/MC/AArch64/ |
D | arm64-elf-relocs.s | 170 ldrsw x3, [x4, #:lo12:sym] 180 ldrsw x3, [x4, #:dtprel_lo12_nc:sym] 191 ldrsw x3, [x4, :tprel_lo12_nc:sym]
|
D | arm64-tls-relocs.s | 143 ldrsw x21, [x20, #:tprel_lo12_nc:var] 267 ldrsw x21, [x20, #:dtprel_lo12_nc:var]
|
D | tls-relocs.s | 153 ldrsw x21, [x20, #:dtprel_lo12_nc:var] 355 ldrsw x21, [x20, #:tprel_lo12_nc:var]
|
D | elf-reloc-ldrlit.s | 6 ldrsw x9, some_label
|
D | arm64-memory.s | 25 ldrsw x9, [sp, #512] 60 ; CHECK: ldrsw x9, [sp, #512] ; encoding: [0xe9,0x03,0x82,0xb9] 444 ldrsw x9, foo 449 ; CHECK: ldrsw x9, foo ; encoding: [0bAAA01001,A,A,0x98] 613 ldrsw x3, [x10, #10] 614 ldrsw x4, [x11, #-1]
|
D | basic-a64-diagnostics.s | 1834 ldrsw w3, somewhere 1842 ldrsw x2, #1048576 2008 ldrsw x2, [x3], #256 2009 ldrsw x22, [x13], #-257 2191 ldrsw x2, [x3, #256]! 2192 ldrsw x22, [x13, #-257]! 2476 ldrsw x9, [x15, x4, sxtx #3]
|
D | basic-a64-instructions.s | 2220 ldrsw xzr, everywhere 2420 ldrsw x2, [x5,#4] 2421 ldrsw x23, [sp, #16380] 2463 ldrsw x15, [x5, #:lo12:sym] 2589 ldrsw x17, [x23, w9, sxtw] 2591 ldrsw x19, [x21, wzr, sxtw #2] 2719 ldrsw xzr, [x9], #255 2720 ldrsw x2, [x3], #1 2721 ldrsw x19, [x12], #-256 2875 ldrsw xzr, [x9, #255]! [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/ |
D | arm64-elf-relocs.s | 174 ldrsw x3, [x4, #:lo12:sym] 184 ldrsw x3, [x4, #:dtprel_lo12_nc:sym] 195 ldrsw x3, [x4, :tprel_lo12_nc:sym]
|
D | arm32-elf-relocs.s | 171 ldrsw x3, [x4, #:lo12:sym] 181 ldrsw x3, [x4, #:dtprel_lo12_nc:sym] 192 ldrsw x3, [x4, :tprel_lo12_nc:sym]
|
D | arm64-tls-relocs.s | 142 ldrsw x21, [x20, #:tprel_lo12_nc:var] 275 ldrsw x21, [x20, #:dtprel_lo12_nc:var]
|
D | tls-relocs.s | 153 ldrsw x21, [x20, #:dtprel_lo12_nc:var] 355 ldrsw x21, [x20, #:tprel_lo12_nc:var]
|
D | elf-reloc-ldrlit.s | 9 ldrsw x9, some_label
|
D | arm64-memory.s | 25 ldrsw x9, [sp, #512] 60 ; CHECK: ldrsw x9, [sp, #512] ; encoding: [0xe9,0x03,0x82,0xb9] 444 ldrsw x9, foo 449 ; CHECK: ldrsw x9, foo ; encoding: [0bAAA01001,A,A,0x98] 613 ldrsw x3, [x10, #10] 614 ldrsw x4, [x11, #-1]
|
D | basic-a64-diagnostics.s | 1853 ldrsw w3, somewhere 1865 ldrsw x2, #1048576 2048 ldrsw x2, [x3], #256 2049 ldrsw x22, [x13], #-257 2239 ldrsw x2, [x3, #256]! 2240 ldrsw x22, [x13, #-257]! 2556 ldrsw x9, [x15, x4, sxtx #3]
|
D | basic-a64-instructions.s | 2203 ldrsw xzr, everywhere 2403 ldrsw x2, [x5,#4] 2404 ldrsw x23, [sp, #16380] 2446 ldrsw x15, [x5, #:lo12:sym] 2572 ldrsw x17, [x23, w9, sxtw] 2574 ldrsw x19, [x21, wzr, sxtw #2] 2702 ldrsw xzr, [x9], #255 2703 ldrsw x2, [x3], #1 2704 ldrsw x19, [x12], #-256 2858 ldrsw xzr, [x9, #255]! [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/ |
D | arm64-extend.ll | 8 ; CHECK: ldrsw x0, [x[[REG1]], w0, sxtw #2]
|
D | aarch64-fix-cortex-a53-835769.ll | 163 ; CHECK: ldrsw 167 ; CHECK-NOWORKAROUND: ldrsw 183 ; CHECK: ldrsw 187 ; CHECK-NOWORKAROUND: ldrsw 202 ; CHECK: ldrsw 205 ; CHECK-NOWORKAROUND: ldrsw
|
D | jump-table.ll | 28 ; CHECK-PIC: ldrsw [[DEST:x[0-9]+]], [x[[JT]], {{x[0-9]+}}, lsl #2]
|
D | fast-isel-int-ext2.ll | 277 ; CHECK: ldrsw x0, [x0, x1] 427 ; CHECK: ldrsw x0, [x0, w1, sxtw]
|
/external/llvm/test/CodeGen/AArch64/ |
D | arm64-extend.ll | 8 ; CHECK: ldrsw x0, [x[[REG1]], w0, sxtw #2]
|
D | aarch64-fix-cortex-a53-835769.ll | 163 ; CHECK: ldrsw 167 ; CHECK-NOWORKAROUND: ldrsw 183 ; CHECK: ldrsw 187 ; CHECK-NOWORKAROUND: ldrsw 202 ; CHECK: ldrsw 205 ; CHECK-NOWORKAROUND: ldrsw
|
D | jump-table.ll | 28 ; CHECK-PIC: ldrsw [[DEST:x[0-9]+]], [x[[JT]], {{x[0-9]+}}, lsl #2]
|
D | fast-isel-int-ext2.ll | 277 ; CHECK: ldrsw x0, [x0, x1] 427 ; CHECK: ldrsw x0, [x0, w1, sxtw]
|
/external/capstone/suite/MC/AArch64/ |
D | basic-a64-instructions.s.cs | 942 0xa2,0x04,0x80,0xb9 = ldrsw x2, [x5, #4] 943 0xf7,0xff,0xbf,0xb9 = ldrsw x23, [sp, #16380] 1012 0xf1,0xca,0xa9,0xb8 = ldrsw x17, [x23, w9, sxtw] 1014 0xb3,0xda,0xbf,0xb8 = ldrsw x19, [x21, wzr, sxtw #2] 1070 0x3f,0xf5,0x8f,0xb8 = ldrsw xzr, [x9], #255 1071 0x62,0x14,0x80,0xb8 = ldrsw x2, [x3], #1 1072 0x93,0x05,0x90,0xb8 = ldrsw x19, [x12], #-256 1141 0x3f,0xfd,0x8f,0xb8 = ldrsw xzr, [x9, #255]! 1142 0x62,0x1c,0x80,0xb8 = ldrsw x2, [x3, #1]! 1143 0x93,0x0d,0x90,0xb8 = ldrsw x19, [x12, #-256]!
|
/external/llvm/test/MC/Disassembler/AArch64/ |
D | arm64-memory.txt | 28 # CHECK: ldrsw x0, [x1, x0, lsl #2] 35 # CHECK: ldrsw x9, [sp, #512] 544 # CHECK: ldrsw x0, [x1, x0, lsl #2]
|