Home
last modified time | relevance | path

Searched refs:ldxp (Results 1 – 25 of 39) sorted by relevance

12

/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/
Darm64-atomic-128.ll24 ; CHECK: ldxp [[DEST_REGLO:x[0-9]+]], [[DEST_REGHI:x[0-9]+]], [x0]
180 ; CHECK: ldxp [[LO:x[0-9]+]], [[HI:x[0-9]+]], [x2]
205 ; CHECK: ldxp xzr, [[IGNORED:x[0-9]+]], [x2]
217 ; CHECK: ldxp xzr, [[IGNORED:x[0-9]+]], [x2]
Darm64-ldxr-stxr.ll7 ; CHECK: ldxp {{x[0-9]+}}, {{x[0-9]+}}, [x0]
9 %ldrexd = tail call %0 @llvm.aarch64.ldxp(i8* %p)
30 declare %0 @llvm.aarch64.ldxp(i8*) nounwind
/external/llvm/test/CodeGen/AArch64/
Darm64-atomic-128.ll24 ; CHECK: ldxp [[DEST_REGLO:x[0-9]+]], [[DEST_REGHI:x[0-9]+]], [x0]
180 ; CHECK: ldxp [[LO:x[0-9]+]], [[HI:x[0-9]+]], [x2]
205 ; CHECK: ldxp xzr, [[IGNORED:x[0-9]+]], [x2]
217 ; CHECK: ldxp xzr, [[IGNORED:x[0-9]+]], [x2]
Darm64-ldxr-stxr.ll7 ; CHECK: ldxp {{x[0-9]+}}, {{x[0-9]+}}, [x0]
9 %ldrexd = tail call %0 @llvm.aarch64.ldxp(i8* %p)
30 declare %0 @llvm.aarch64.ldxp(i8*) nounwind
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/
Darm64-memory.s460 ldxp w7, w3, [x9]
461 ldxp x7, x3, [x9]
465 ; CHECK: ldxp w7, w3, [x9] ; encoding: [0x27,0x0d,0x7f,0x88]
466 ; CHECK: ldxp x7, x3, [x9] ; encoding: [0x27,0x0d,0x7f,0xc8]
Dbasic-a64-instructions.s2263 ldxp w12, wzr, [sp]
2264 ldxp x13, x14, [x15]
/external/llvm/test/MC/AArch64/
Darm64-memory.s460 ldxp w7, w3, [x9]
461 ldxp x7, x3, [x9]
465 ; CHECK: ldxp w7, w3, [x9] ; encoding: [0x27,0x0d,0x7f,0x88]
466 ; CHECK: ldxp x7, x3, [x9] ; encoding: [0x27,0x0d,0x7f,0xc8]
Dbasic-a64-instructions.s2280 ldxp w12, wzr, [sp]
2281 ldxp x13, x14, [x15]
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/AArch64/
Dbasic-a64-unpredictable.txt8 #ldxp x14, x14, [sp]
Darm64-memory.txt446 # CHECK: ldxp w7, w3, [x9]
447 # CHECK: ldxp x7, x3, [x9]
Dbasic-a64-instructions.txt1931 #CHECK: ldxp w0, wzr, [sp]
1932 #CHECK: ldxp x17, x0, [x18]
1933 #CHECK: ldxp x17, x0, [x18]
/external/llvm/test/MC/Disassembler/AArch64/
Dbasic-a64-unpredictable.txt8 #ldxp x14, x14, [sp]
Darm64-memory.txt446 # CHECK: ldxp w7, w3, [x9]
447 # CHECK: ldxp x7, x3, [x9]
Dbasic-a64-instructions.txt1947 #CHECK: ldxp w0, wzr, [sp]
1948 #CHECK: ldxp x17, x0, [x18]
1949 #CHECK: ldxp x17, x0, [x18]
/external/vixl/
DREADME.md124 `stxrb`, `stxrh`, `stxr`, `ldxrb`, `ldxrh`, `ldxr`, `stxp`, `ldxp`, `stlxrb`,
/external/capstone/suite/MC/AArch64/
Dbasic-a64-instructions.s.cs886 0xec,0x7f,0x7f,0x88 = ldxp w12, wzr, [sp]
887 0xed,0x39,0x7f,0xc8 = ldxp x13, x14, [x15]
/external/vixl/test/aarch64/
Dtest-disasm-aarch64.cc1900 COMPARE(ldxp(w0, w1, MemOperand(x2)), "ldxp w0, w1, [x2]"); in TEST()
1901 COMPARE(ldxp(w3, w4, MemOperand(sp)), "ldxp w3, w4, [sp]"); in TEST()
1902 COMPARE(ldxp(x5, x6, MemOperand(x7)), "ldxp x5, x6, [x7]"); in TEST()
1903 COMPARE(ldxp(x8, x9, MemOperand(sp)), "ldxp x8, x9, [sp]"); in TEST()
Dtest-trace-aarch64.cc220 __ ldxp(w23, w24, MemOperand(x0)); in GenerateTestSequenceBase() local
221 __ ldxp(x25, x26, MemOperand(x0)); in GenerateTestSequenceBase() local
/external/vixl/src/aarch64/
Dassembler-aarch64.h1343 void ldxp(const Register& rt, const Register& rt2, const MemOperand& src);
Dmacro-assembler-aarch64.h1887 ldxp(rt, rt2, src); in Ldxp()
/external/vixl/test/test-trace-reference/
Dlog-disasm-colour167 0x~~~~~~~~~~~~~~~~ 887f6017 ldxp w23, w24, [x0]
168 0x~~~~~~~~~~~~~~~~ c87f6819 ldxp x25, x26, [x0]
Dlog-disasm167 0x~~~~~~~~~~~~~~~~ 887f6017 ldxp w23, w24, [x0]
168 0x~~~~~~~~~~~~~~~~ c87f6819 ldxp x25, x26, [x0]
Dlog-cpufeatures-custom167 0x~~~~~~~~~~~~~~~~ 887f6017 ldxp w23, w24, [x0]
168 0x~~~~~~~~~~~~~~~~ c87f6819 ldxp x25, x26, [x0]
Dlog-cpufeatures167 0x~~~~~~~~~~~~~~~~ 887f6017 ldxp w23, w24, [x0]
168 0x~~~~~~~~~~~~~~~~ c87f6819 ldxp x25, x26, [x0]
/external/vixl/doc/aarch64/
Dsupported-instructions-aarch64.md711 void ldxp(const Register& rt, const Register& rt2, const MemOperand& src)

12