Searched refs:lwupc (Results 1 – 17 of 17) sorted by relevance
| /external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips32r6/ |
| D | relocations.s | 43 # CHECK-FIXUP: lwupc $2, bar # encoding: [0xec,0b01010AAA,A,A]
75 lwupc $2,bar
|
| /external/llvm/test/MC/Mips/mips32r6/ |
| D | relocations.s | 40 # CHECK-FIXUP: lwupc $2, bar # encoding: [0xec,0b01010AAA,A,A]
70 lwupc $2,bar
|
| /external/llvm/test/MC/Mips/mips64r6/ |
| D | relocations.s | 44 # CHECK-FIXUP: lwupc $2, bar # encoding: [0xec,0b01010AAA,A,A]
76 lwupc $2,bar
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips64r6/ |
| D | relocations.s | 47 # CHECK-FIXUP: lwupc $2, bar # encoding: [0xec,0b01010AAA,A,A]
81 lwupc $2,bar
|
| /external/llvm/test/MC/Disassembler/Mips/mips32r6/ |
| D | valid-mips32r6-el.txt | 98 0x43 0x00 0x50 0xec # CHECK: lwupc $2, 268
|
| D | valid-mips32r6.txt | 185 0xec 0x50 0x00 0x43 # CHECK: lwupc $2, 268
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/Mips/mips32r6/ |
| D | valid-mips32r6-el.txt | 103 0x43 0x00 0x50 0xec # CHECK: lwupc $2, 268
|
| D | valid-mips32r6.txt | 195 0xec 0x50 0x00 0x43 # CHECK: lwupc $2, 268
|
| /external/llvm/test/MC/Disassembler/Mips/mips64r6/ |
| D | valid-mips64r6-el.txt | 134 0x43 0x00 0x50 0xec # CHECK: lwupc $2, 268
|
| D | valid-mips64r6.txt | 209 0xec 0x50 0x00 0x43 # CHECK: lwupc $2, 268
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/Mips/mips64r6/ |
| D | valid-mips64r6-el.txt | 140 0x43 0x00 0x50 0xec # CHECK: lwupc $2, 268
|
| D | valid-mips64r6.txt | 219 0xec 0x50 0x00 0x43 # CHECK: lwupc $2, 268
|
| /external/llvm/lib/Target/Mips/ |
| D | Mips32r6InstrInfo.td | 288 class LWUPC_DESC: PCREL_DESC_BASE<"lwupc", GPR32Opnd, simm19_lsl2, II_LWUPC>;
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
| D | Mips32r6InstrInfo.td | 327 class LWUPC_DESC: PCREL_DESC_BASE<"lwupc", GPR32Opnd, simm19_lsl2, II_LWUPC>;
|
| /external/v8/src/mips64/ |
| D | assembler-mips64.h | 944 void lwupc(Register rs, int32_t offset19);
|
| D | assembler-mips64.cc | 2585 void Assembler::lwupc(Register rs, int32_t offset19) { in lwupc() function in v8::internal::Assembler
|
| /external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/Mips/ |
| D | MipsGenAsmMatcher.inc | 4942 "lwu\005lwupc\003lwx\005lwxc1\004lwxs\004madd\006madd.d\006madd.s\010mad"
6536 …{ 5651 /* lwupc */, Mips::LWUPC, Convert__GPR32AsmReg1_0__Simm19_Lsl21_1, Feature_HasStdEnc|Featur…
9840 …{ Feature_HasStdEnc|Feature_HasMips32r6|Feature_NotInMicroMips, 5651 /* lwupc */, MCK_GPR32AsmReg,…
|