Home
last modified time | relevance | path

Searched refs:m_div (Results 1 – 3 of 3) sorted by relevance

/external/u-boot/arch/arm/cpu/arm926ejs/lpc32xx/
Dclk.c25 u32 val, m_div, n_div, p_div; in get_hclk_pll_rate() local
39 m_div = ((val & CLK_HCLK_PLL_FEEDBACK_DIV_MASK) >> 1) + 1; in get_hclk_pll_rate()
56 fcco = fref * m_div; in get_hclk_pll_rate()
/external/u-boot/arch/arm/mach-exynos/include/mach/
Dclock.h1358 unsigned int m_div; /* m divider value */ member
/external/u-boot/arch/arm/mach-exynos/
Dclock.c1293 epll_con |= exynos5_epll_div[i].m_div << EPLL_CON0_MDIV_SHIFT; in exynos5_set_epll_clk()