Home
last modified time | relevance | path

Searched refs:mftb (Results 1 – 22 of 22) sorted by relevance

/external/llvm/test/CodeGen/PowerPC/
Dmftb.ll1 ; Check handling of the mftb instruction.
2 ; For CPUs 601 and pwr3, the mftb instruction should be emitted.
26 %time = call i32 asm "mftb $0, 268", "=r"()
33 ; CHECK-MFTB: mftb 3, 268
38 %time = call i32 asm "mftb $0, 269", "=r"()
50 %time = call i32 asm "mftb $0", "=r"()
57 ; CHECK-MFTB: mftb 3, 268
Dppc-shrink-wrapping.ll571 %call = tail call i32 asm "mftb $0, 268", "=r,~{r14}"()
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/PowerPC/
Dmftb.ll1 ; Check handling of the mftb instruction.
2 ; For CPUs 601 and pwr3, the mftb instruction should be emitted.
26 %time = call i32 asm "mftb $0, 268", "=r"()
33 ; CHECK-MFTB: mftb 3, 268
38 %time = call i32 asm "mftb $0, 269", "=r"()
50 %time = call i32 asm "mftb $0", "=r"()
57 ; CHECK-MFTB: mftb 3, 268
Dppc-shrink-wrapping.ll575 %call = tail call i32 asm "mftb $0, 268", "=r,~{r14}"()
/external/llvm/test/MC/PowerPC/
Dppc64-encoding-bookII.s176 # CHECK-BE: mftb 2, 123 # encoding: [0x7c,0x5b,0x1a,0xe6]
177 # CHECK-LE: mftb 2, 123 # encoding: [0xe6,0x1a,0x5b,0x7c]
178 mftb 2, 123
179 # CHECK-BE: mftb 2, 268 # encoding: [0x7c,0x4c,0x42,0xe6]
180 # CHECK-LE: mftb 2, 268 # encoding: [0xe6,0x42,0x4c,0x7c]
181 mftb 2
182 # CHECK-BE: mftb 2, 268 # encoding: [0x7c,0x4c,0x42,0xe6]
183 # CHECK-LE: mftb 2, 268 # encoding: [0xe6,0x42,0x4c,0x7c]
Ddeprecated-p7.s5 mftb 3
10 # CHECK-OLD: mftb 3
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/PowerPC/
Dppc64-encoding-bookII.s186 # CHECK-BE: mftb 2, 123 # encoding: [0x7c,0x5b,0x1a,0xe6]
187 # CHECK-LE: mftb 2, 123 # encoding: [0xe6,0x1a,0x5b,0x7c]
188 mftb 2, 123
189 # CHECK-BE: mftb 2, 268 # encoding: [0x7c,0x4c,0x42,0xe6]
190 # CHECK-LE: mftb 2, 268 # encoding: [0xe6,0x42,0x4c,0x7c]
191 mftb 2
192 # CHECK-BE: mftb 2, 268 # encoding: [0x7c,0x4c,0x42,0xe6]
193 # CHECK-LE: mftb 2, 268 # encoding: [0xe6,0x42,0x4c,0x7c]
Ddeprecated-p7.s5 mftb 3
10 # CHECK-OLD: mftb 3
/external/capstone/suite/MC/PowerPC/
Dppc64-encoding-bookII.s.cs23 0x7c,0x5b,0x1a,0xe6 = mftb 2, 123
24 0x7c,0x4c,0x42,0xe6 = mftb 2, 268
25 0x7c,0x4d,0x42,0xe6 = mftb 2, 269
/external/linux-kselftest/tools/testing/selftests/powerpc/benchmarks/
Dnull_syscall.c28 static inline unsigned long long mftb(void) in mftb() function
142 tb_start = mftb(); in main()
147 tb_now = mftb(); in main()
/external/llvm/test/MC/Disassembler/PowerPC/
Dppc64-encoding-bookII.txt108 # CHECK: mftb 2, 123
111 # CHECK: mftb 2, 268
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/PowerPC/
Dppc64-encoding-bookII.txt114 # CHECK: mftb 2, 123
117 # CHECK: mftb 2, 268
/external/u-boot/arch/powerpc/lib/
Dticks.S22 mftb r4
/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/
DPPCSchedule.td258 // mftb SprMFTB
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/
DPPC.td164 "Implement mftb using the mfspr instruction">;
DPPCInstr64Bit.td393 // Note that encoding mftb using mfspr is now the preferred form,
394 // and has been since at least ISA v2.03. The mftb instruction has
DPPCInstrInfo.td2535 "mftb $RT, $SPR", IIC_SprMFTB>;
4312 def : InstAlias<"mftb $Rx", (MFTB gprc:$Rx, 268)>;
/external/llvm/lib/Target/PowerPC/
DPPC.td142 "Implement mftb using the mfspr instruction">;
DPPCInstr64Bit.td386 // Note that encoding mftb using mfspr is now the preferred form,
387 // and has been since at least ISA v2.03. The mftb instruction has
DPPCInstrInfo.td2301 "mftb $RT, $SPR", IIC_SprMFTB>;
3794 def : InstAlias<"mftb $Rx", (MFTB gprc:$Rx, 268)>;
/external/v8/src/ppc/
Dconstants-ppc.h1826 V(mftb, MFTB, 0x7C0002E6)
/external/autotest/client/profilers/lockmeter/
Dpatch.2.6.14-lockmeter-1.gz