Home
last modified time | relevance | path

Searched refs:mpll_pdiv (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/arm/mach-exynos/
Dclock_init_exynos5.c145 .mpll_pdiv = 0x3,
269 .mpll_pdiv = 0x3,
372 .mpll_pdiv = 0x3,
585 writel(mem->mpll_pdiv * PLL_LOCK_FACTOR, &clk->mpll_lock); in exynos5250_system_clock_init()
627 val = set_pll(mem->mpll_mdiv, mem->mpll_pdiv, mem->mpll_sdiv); in exynos5250_system_clock_init()
795 writel(mem->mpll_pdiv * PLL_LOCK_FACTOR, &clk->mpll_lock); in exynos5420_system_clock_init()
848 val = set_pll(mem->mpll_mdiv, mem->mpll_pdiv, mem->mpll_sdiv); in exynos5420_system_clock_init()
Dclock_init.h48 unsigned mpll_pdiv; member