/external/mesa3d/src/gallium/drivers/nouveau/ |
D | nouveau_buffer.h | 31 struct nv04_resource { struct 56 nouveau_buffer_release_gpu_storage(struct nv04_resource *); argument 60 struct nv04_resource *dst, unsigned dst_pos, 61 struct nv04_resource *src, unsigned src_pos, unsigned size); 65 struct nv04_resource *, unsigned domain); 68 nouveau_resource_map_offset(struct nouveau_context *, struct nv04_resource *, 72 nouveau_resource_unmap(struct nv04_resource *res) in nouveau_resource_unmap() 77 static inline struct nv04_resource * 78 nv04_resource(struct pipe_resource *resource) in nv04_resource() function 80 return (struct nv04_resource *)resource; in nv04_resource() [all …]
|
D | nouveau_buffer.c | 32 nouveau_buffer_malloc(struct nv04_resource *buf) in nouveau_buffer_malloc() 41 struct nv04_resource *buf, unsigned domain) in nouveau_buffer_allocate() 81 nouveau_buffer_release_gpu_storage(struct nv04_resource *buf) in nouveau_buffer_release_gpu_storage() 103 struct nv04_resource *buf, unsigned domain) in nouveau_buffer_reallocate() 119 struct nv04_resource *res = nv04_resource(presource); in nouveau_buffer_destroy() 173 struct nv04_resource *buf = nv04_resource(tx->base.resource); in nouveau_transfer_read() 195 struct nv04_resource *buf = nv04_resource(tx->base.resource); in nouveau_transfer_write() 229 struct nv04_resource *buf, unsigned rw) in nouveau_buffer_sync() 254 nouveau_buffer_busy(struct nv04_resource *buf, unsigned rw) in nouveau_buffer_busy() 303 nouveau_buffer_cache(struct nouveau_context *nv, struct nv04_resource *buf) in nouveau_buffer_cache() [all …]
|
D | nouveau_context.h | 10 struct nv04_resource; 30 struct nv04_resource *,
|
/external/mesa3d/src/gallium/drivers/nouveau/nv30/ |
D | nv30_fragprog.c | 61 if (nv04_resource(fp->buffer)->domain != NOUVEAU_BO_VRAM) in nv30_fragprog_upload() 62 nouveau_buffer_migrate(nv, nv04_resource(fp->buffer), NOUVEAU_BO_VRAM); in nv30_fragprog_upload() 87 uint32_t *cbuf = (uint32_t *)nv04_resource(constbuf)->data; in nv30_fragprog_validate() 108 struct nv04_resource *r = nv04_resource(fp->buffer); in nv30_fragprog_validate()
|
D | nv30_vbo.c | 43 struct nv04_resource *res = nv04_resource(vb->buffer.resource); in nv30_emit_vtxattr() 97 struct nv04_resource *buf; in nv30_prevalidate_vbufs() 107 buf = nv04_resource(vb->buffer.resource); in nv30_prevalidate_vbufs() 141 struct nv04_resource *buf = nv04_resource(vb->buffer.resource); in nv30_update_user_vbufs() 176 nouveau_buffer_release_gpu_storage(nv04_resource(nv30->vtxbuf[i].buffer.resource)); in nv30_release_user_vbufs() 230 struct nv04_resource *res; 238 res = nv04_resource(vb->buffer.resource); 479 struct nv04_resource *res = nv04_resource(info->index.resource); 517 nv04_resource(info->index.resource),
|
D | nv30_push.c | 212 struct nv04_resource *res = nv04_resource(vb->buffer.resource); in nv30_push_vbo() 230 nv04_resource(info->index.resource), info->start * info->index_size, in nv30_push_vbo() 281 nouveau_resource_unmap(nv04_resource(info->index.resource)); in nv30_push_vbo() 285 nouveau_resource_unmap(nv04_resource(nv30->vtxbuf[i].buffer.resource)); in nv30_push_vbo()
|
D | nv30_transfer.c | 111 static inline struct nv04_resource * 114 struct nv04_resource *fp = nv04_resource(nv30->blit_fp); in nv30_transfer_rect_fragprog() 136 fp = nv04_resource(nv30->blit_fp); in nv30_transfer_rect_fragprog() 147 struct nv04_resource *fp = nv30_transfer_rect_fragprog(nv30); in nv30_transfer_rect_blit()
|
D | nv30_resource.h | 31 struct nv04_resource base;
|
D | nv30_vertprog.c | 174 struct nv04_resource *res = nv04_resource(nv30->vertprog.constbuf); in nv30_vertprog_validate()
|
D | nv30_draw.c | 133 nv04_resource(r->buffer), r->offset + r->vtxptr[i], in nv30_render_draw_elements() 178 nv04_resource(r->buffer), r->offset + r->vtxptr[i], in nv30_render_draw_arrays() 413 void *map = nv04_resource(nv30->vertprog.constbuf)->data; in nv30_render_vbo()
|
/external/mesa3d/src/gallium/drivers/nouveau/nvc0/ |
D | nvc0_tex.c | 133 if (unlikely(!nouveau_bo_memtype(nv04_resource(texture)->bo))) { in gm107_create_texture_view() 244 struct nv04_resource *res = nv04_resource(view->resource); in gm107_create_texture_view_from_image() 345 if (unlikely(!nouveau_bo_memtype(nv04_resource(texture)->bo))) { in gf100_create_texture_view() 456 struct nv04_resource *res) in nvc0_update_tic() 491 struct nv04_resource *res; in nvc0_validate_tic() 499 res = nv04_resource(tic->pipe.texture); in nvc0_validate_tic() 558 struct nv04_resource *res; in nve4_validate_tic() 565 res = nv04_resource(tic->pipe.texture); in nve4_validate_tic() 865 res->buf = nv04_resource(tic->pipe.texture); in nve4_make_texture_handle_resident() 887 struct nv04_resource *res = nv04_resource(view->resource); in nvc0_get_surface_dims() [all …]
|
D | nve4_compute.c | 198 struct nv04_resource *res = nv04_resource(view->resource); in gm107_compute_validate_surfaces() 208 res = nv04_resource(tic->pipe.texture); in gm107_compute_validate_surfaces() 283 struct nv04_resource *res = nv04_resource(view->resource); in nve4_compute_validate_surfaces() 389 struct nv04_resource *res = in nve4_compute_validate_constbufs() 390 nv04_resource(nvc0->constbuf[s][i].u.buf); in nve4_compute_validate_constbufs() 442 struct nv04_resource *res = in nve4_compute_validate_buffers() 443 nv04_resource(nvc0->buffers[s][i].buffer); in nve4_compute_validate_buffers() 519 struct nv04_resource *res = nv04_resource(info->indirect); in nve4_compute_upload_input() 647 struct nv04_resource *res, uint64_t gpuaddr, in nve4_upload_indirect_desc() 715 struct nv04_resource *res = nv04_resource(info->indirect); in nve4_launch_grid() [all …]
|
D | nvc0_compute.c | 221 struct nv04_resource *res = in nvc0_compute_validate_constbufs() 222 nv04_resource(nvc0->constbuf[s][i].u.buf); in nvc0_compute_validate_constbufs() 282 struct nv04_resource *res = in nvc0_compute_validate_buffers() 283 nv04_resource(nvc0->buffers[s][i].buffer); in nvc0_compute_validate_buffers() 313 nv04_resource(res), NOUVEAU_BO_RDWR); in nvc0_compute_validate_globals() 468 struct nv04_resource *res = nv04_resource(info->indirect); in nvc0_launch_grid()
|
D | nvc0_vbo.c | 327 struct nv04_resource *res; in nvc0_validate_vertex_buffers() 349 res = nv04_resource(vb->buffer.resource); in nvc0_validate_vertex_buffers() 388 struct nv04_resource *buf; in nvc0_validate_vertex_buffers_shared() 403 buf = nv04_resource(vb->buffer.resource); in nvc0_validate_vertex_buffers_shared() 767 struct nv04_resource *res = nv04_resource(so->pipe.buffer); in nvc0_draw_stream_output() 802 struct nv04_resource *buf = nv04_resource(info->indirect->buffer); in nvc0_draw_indirect() 803 struct nv04_resource *buf_count = nv04_resource(info->indirect->indirect_draw_count); in nvc0_draw_indirect() 959 struct nv04_resource *buf = nv04_resource(info->index.resource); in nvc0_draw_vbo()
|
D | nvc0_vbo_translate.c | 76 nv04_resource(vb->buffer.resource), vb->buffer_offset, NOUVEAU_BO_RD); in nvc0_vertex_configure_translate() 90 struct nv04_resource *buf = nv04_resource(info->index.resource); in nvc0_push_map_idxbuf() 105 struct nv04_resource *buf = nv04_resource(vb->buffer.resource); in nvc0_push_map_edgeflag() 588 nouveau_resource_unmap(nv04_resource(info->index.resource)); in nvc0_push_vbo() 590 nouveau_resource_unmap(nv04_resource(nvc0->vtxbuf[i].buffer.resource)); in nvc0_push_vbo()
|
D | nvc0_screen.h | 150 nvc0_resource_fence(struct nv04_resource *res, uint32_t flags) in nvc0_resource_fence() 162 nvc0_resource_validate(struct nv04_resource *res, uint32_t flags) in nvc0_resource_validate()
|
D | nvc0_surface.c | 211 nv04_resource(dst), dstx, in nvc0_resource_copy_region() 212 nv04_resource(src), src_box->x, src_box->width); in nvc0_resource_copy_region() 225 nv04_resource(dst)->status |= NOUVEAU_BUFFER_STATUS_GPU_WRITING; in nvc0_resource_copy_region() 260 BCTX_REFN(nvc0->bufctx, 2D, nv04_resource(src), RD); in nvc0_resource_copy_region() 261 BCTX_REFN(nvc0->bufctx, 2D, nv04_resource(dst), WR); in nvc0_resource_copy_region() 289 struct nv04_resource *res = nv04_resource(sf->base.texture); in nvc0_clear_render_target() 370 struct nv04_resource *buf = nv04_resource(res); in nvc0_clear_buffer_push_nvc0() 422 struct nv04_resource *buf = nv04_resource(res); in nvc0_clear_buffer_push_nve4() 499 struct nv04_resource *buf = nv04_resource(res); in nvc0_clear_buffer()
|
D | nvc0_resource.c | 31 nv04_resource(res)->vtbl = &nvc0_miptree_vtbl; in nvc0_resource_from_handle()
|
D | nvc0_state_validate.c | 93 struct nv04_resource *res; in nvc0_validate_fb() 102 res = nv04_resource(sf->base.texture); in nvc0_validate_fb() 506 struct nv04_resource *res = in nvc0_constbufs_validate() 507 nv04_resource(nvc0->constbuf[s][i].u.buf); in nvc0_constbufs_validate() 554 struct nv04_resource *res = in nvc0_validate_buffers() 555 nv04_resource(nvc0->buffers[s][i].buffer); in nvc0_validate_buffers()
|
D | nvc0_context.h | 163 struct nv04_resource *buf; 366 struct nv04_resource *);
|
/external/mesa3d/src/gallium/drivers/nouveau/nv50/ |
D | nv50_vbo.c | 320 struct nv04_resource *buf = nv04_resource(nv50->vtxbuf[i].buffer.resource); in nv50_vertex_arrays_validate() 395 struct nv04_resource *buf = nv04_resource(vb->buffer.resource); in nv50_vertex_arrays_validate() 619 struct nv04_resource *buf = nv04_resource(info->index.resource); in nv50_draw_elements() 716 struct nv04_resource *res = nv04_resource(so->pipe.buffer); in nva0_draw_stream_output() 774 BCTX_REFN(nv50->bufctx_3d, 3D_INDEX, nv04_resource(info->index.resource), RD); in nv50_draw_vbo()
|
D | nv50_screen.h | 137 nv50_resource_fence(struct nv04_resource *res, uint32_t flags) in nv50_resource_fence() 149 nv50_resource_validate(struct nv04_resource *res, uint32_t flags) in nv50_resource_validate()
|
D | nv50_tex.c | 132 if (unlikely(!nouveau_bo_memtype(nv04_resource(texture)->bo))) { in nv50_create_texture_view() 222 struct nv04_resource *res) in nv50_update_tic() 250 struct nv04_resource *res; in nv50_validate_tic()
|
D | nv50_shader_state.c | 83 struct nv04_resource *res = in nv50_constbufs_validate() 84 nv04_resource(nv50->constbuf[s][i].u.buf); in nv50_constbufs_validate() 694 struct nv04_resource *buf = nv04_resource(targ->pipe.buffer); in nv50_stream_output_validate()
|
D | nv50_resource.h | 49 struct nv04_resource base;
|