Home
last modified time | relevance | path

Searched refs:pex (Results 1 – 25 of 31) sorted by relevance

12

/external/u-boot/arch/powerpc/cpu/mpc83xx/
Dpcie.c56 pex83xx_t *pex = &immr->pciexp[pcie_priv->index]; in mpc83xx_pcie_remap_cfg() local
57 struct pex_outbound_window *out_win = &pex->bridge.pex_outbound_win[0]; in mpc83xx_pcie_remap_cfg()
180 pex83xx_t *pex = &immr->pciexp[bus]; in mpc83xx_pcie_init_bus() local
191 out_le32(&pex->bridge.pex_csb_ctrl, in mpc83xx_pcie_init_bus()
192 in_le32(&pex->bridge.pex_csb_ctrl) | PEX_CSB_CTRL_OBPIOE | in mpc83xx_pcie_init_bus()
196 out_le32(&pex->bridge.pex_csb_obctrl, PEX_CSB_OBCTRL_PIOE | in mpc83xx_pcie_init_bus()
200 out_win = &pex->bridge.pex_outbound_win[0]; in mpc83xx_pcie_init_bus()
213 out_win = &pex->bridge.pex_outbound_win[i + 1]; in mpc83xx_pcie_init_bus()
225 out_le32(&pex->bridge.pex_csb_ibctrl, PEX_CSB_IBCTRL_PIOE); in mpc83xx_pcie_init_bus()
232 in_win = &pex->bridge.pex_inbound_win[i]; in mpc83xx_pcie_init_bus()
[all …]
/external/u-boot/arch/arm/mach-mvebu/serdes/axp/
Dboard_env_spec.h164 #define SCR_PEX_ENA_OFFS(pex) ((pex) & 0x3) argument
165 #define SCR_PEX_ENA_MASK(pex) (1 << pex) argument
170 #define SCR_PEX_4BY1_OFFS(pex) ((pex) + 7) argument
171 #define SCR_PEX_4BY1_MASK(pex) (1 << SCR_PEX_4BY1_OFFS(pex)) argument
/external/u-boot/arch/arm/dts/
Dtegra20-trimslice.dts36 avdd-pex-supply = <&pci_vdd_reg>;
37 vdd-pex-supply = <&pci_vdd_reg>;
38 avdd-pex-pll-supply = <&pci_vdd_reg>;
40 vddio-pex-clk-supply = <&pci_clk_reg>;
Dtegra124-jetson-tk1.dts35 avddio-pex-supply = <&vdd_1v05_run>;
36 dvddio-pex-supply = <&vdd_1v05_run>;
37 avdd-pex-pll-supply = <&vdd_1v05_run>;
38 hvdd-pex-supply = <&vdd_3v3_lp0>;
39 hvdd-pex-pll-e-supply = <&vdd_3v3_lp0>;
40 vddio-pex-ctl-supply = <&vdd_3v3_lp0>;
Dtegra124-cei-tk1-som.dts35 avddio-pex-supply = <&vdd_1v05_run>;
36 dvddio-pex-supply = <&vdd_1v05_run>;
37 avdd-pex-pll-supply = <&vdd_1v05_run>;
38 hvdd-pex-supply = <&vdd_3v3_lp0>;
39 hvdd-pex-pll-e-supply = <&vdd_3v3_lp0>;
40 vddio-pex-ctl-supply = <&vdd_3v3_lp0>;
Dtegra30-beaver.dts38 avdd-pex-pll-supply = <&ldo1_reg>;
40 vddio-pex-ctl-supply = <&sys_3v3_reg>;
41 hvdd-pex-supply = <&sys_3v3_pexs_reg>;
Dtegra30-apalis.dts41 avdd-pex-pll-supply = <&vdd2_reg>;
43 vddio-pex-ctl-supply = <&sys_3v3_reg>;
44 hvdd-pex-supply = <&sys_3v3_reg>;
Dtegra30-cardhu.dts36 avdd-pex-pll-supply = <&ldo1_reg>;
37 hvdd-pex-supply = <&pex_hvdd_3v3_reg>;
38 vddio-pex-ctl-supply = <&sys_3v3_reg>;
Dtegra20-harmony.dts605 avdd-pex-supply = <&pci_vdd_reg>;
606 vdd-pex-supply = <&pci_vdd_reg>;
607 avdd-pex-pll-supply = <&pci_vdd_reg>;
609 vddio-pex-clk-supply = <&pci_clk_reg>;
Dtegra186.dtsi249 clock-names = "pex", "afi";
253 reset-names = "pex", "afi", "pcie_x";
Dtegra124-apalis.dts82 avddio-pex-supply = <&vdd_1v05>;
83 avdd-pex-pll-supply = <&vdd_1v05>;
85 dvddio-pex-supply = <&vdd_1v05>;
86 hvdd-pex-pll-e-supply = <&reg_3v3>;
87 hvdd-pex-supply = <&reg_3v3>;
88 vddio-pex-ctl-supply = <&reg_3v3>;
1916 avddio-pex-supply = <&vdd_1v05>;
1921 dvddio-pex-supply = <&vdd_1v05>;
Dtegra20.dtsi611 clock-names = "pex", "afi", "pll_e";
615 reset-names = "pex", "afi", "pcie_x";
Dtegra30.dtsi43 clock-names = "pex", "afi", "pll_e", "cml";
47 reset-names = "pex", "afi", "pcie_x";
Dtegra210.dtsi43 clock-names = "pex", "afi", "pll_e", "cml";
47 reset-names = "pex", "afi", "pcie_x";
Dtegra124.dtsi46 clock-names = "pex", "afi", "pll_e", "cml";
50 reset-names = "pex", "afi", "pcie_x";
/external/testng/src/main/java/org/testng/
DTimeBombSkipException.java191 catch(ParseException pex) { in initExpireDate()
192 throw new TestNGException("Cannot parse date:" + date + " using pattern: " + m_inFormat, pex); in initExpireDate()
209 catch(ParseException pex) { in isSkip()
/external/python/cpython3/Modules/_decimal/tests/
Ddeccheck.py344 self.pex = RestrictedList() # Python exceptions for P.Decimal
581 err += "c_exceptions: %s\np_exceptions: %s\n\n" % (t.cex, t.pex)
636 pex = None
639 pex = e.__class__
644 t.pex.append(pex)
646 if cex is pex:
649 if cex and pex:
698 t.pex.append(None)
701 t.pex.append(e.__class__)
741 if t.cex != t.pex:
/external/apache-commons-compress/src/main/java/org/apache/commons/compress/archivers/tar/
DTarArchiveOutputStream.java470 final TarArchiveEntry pex = new TarArchiveEntry(name, in writePaxHeaders() local
472 transferModTime(entry, pex); in writePaxHeaders()
475 pex.setSize(data.length); in writePaxHeaders()
476 putArchiveEntry(pex); in writePaxHeaders()
/external/python/cpython3/Lib/test/
Dtest_yield_from.py345 def pex(e): function
349 pex(e)
351 pex(e)
353 pex(e)
/external/u-boot/arch/powerpc/include/asm/
Dfsl_liodn.h105 SET_GUTS_LIODN(compat, liodn, pex##pciNum##liodnr,\
/external/toybox/toys/pending/
Dfdisk.c1121 struct part_entry *pex = &partitions[ext_idx]; in verify_table() local
1122 sector_t e_last = swap_le32toh(pex->part->start4) + in verify_table()
1123 swap_le32toh(pex->part->size4) - 1; in verify_table()
/external/aac/libAACenc/src/
Dadj_thr.cpp2363 INT pex; in FDKaacEnc_bitresCalcBitFac() local
2391 pex = fMax(pe, adjThrChan->peMin); in FDKaacEnc_bitresCalcBitFac()
2392 pex = fMin(pex, adjThrChan->peMax); in FDKaacEnc_bitresCalcBitFac()
2402 slope = schur_div((pex - adjThrChan->peMin), in FDKaacEnc_bitresCalcBitFac()
/external/icu/icu4c/source/data/misc/
DlikelySubtags.txt968 pex{"pex_Latn_ZZ"}
/external/hyphenation-patterns/en-GB/
Dhyph-en-gb.pat.txt5958 4pex
/external/cldr/tools/java/org/unicode/cldr/util/data/languages/
DentityToCode.tsv1063 http://www.wikidata.org/entity/Q3376353 pex

12