Home
last modified time | relevance | path

Searched refs:pmic_write (Results 1 – 12 of 12) sorted by relevance

/external/u-boot/drivers/power/pmic/
Dpmic-uclass.c118 int pmic_write(struct udevice *dev, uint reg, const uint8_t *buffer, int len) in pmic_write() function
161 ret = pmic_write(dev, reg, (uint8_t *)&value, priv->trans_len); in pmic_reg_write()
183 return pmic_write(dev, reg, (uint8_t *)&val, priv->trans_len); in pmic_clrsetbits()
/external/u-boot/drivers/power/regulator/
Ds2mps11_regulator.c161 ret = pmic_write(dev->parent, addr, &val, 1); in s2mps11_buck_val()
219 ret = pmic_write(dev->parent, addr, &val, 1); in s2mps11_buck_mode()
420 ret = pmic_write(dev->parent, addr, &val, 1); in s2mps11_ldo_val()
483 ret = pmic_write(dev->parent, addr, &val, 1); in s2mps11_ldo_mode()
Dmax77686.c353 ret = pmic_write(dev->parent, adr, &val, 1); in max77686_ldo_val()
407 ret = pmic_write(dev->parent, adr, &val, 1); in max77686_buck_val()
499 ret = pmic_write(dev->parent, adr, &val, 1); in max77686_ldo_mode()
620 ret = pmic_write(dev->parent, adr, &val, 1); in max77686_buck_mode()
Dpbias_regulator.c239 return pmic_write(dev->parent, 0, (uint8_t *)&reg, sizeof(reg)); in pbias_regulator_set_value()
276 rc = pmic_write(dev->parent, 0, (uint8_t *)&reg, sizeof(reg)); in pbias_regulator_set_enable()
Dsandbox.c132 ret = pmic_write(dev->parent, reg, &reg_val, 1); in out_set_value()
193 ret = pmic_write(dev->parent, reg, (uint8_t *)&reg_val, 1); in out_set_mode()
/external/u-boot/arch/arm/mach-omap2/omap4/
Dhw_data.c239 .pmic_write = omap_vc_bypass_send_value,
250 .pmic_write = omap_vc_bypass_send_value,
261 .pmic_write = omap_vc_bypass_send_value,
/external/u-boot/arch/arm/mach-omap2/omap5/
Dhw_data.c289 .pmic_write = omap_vc_bypass_send_value,
304 .pmic_write = palmas_i2c_write_u8,
321 .pmic_write = palmas_i2c_write_u8,
337 .pmic_write = palmas_i2c_write_u8,
/external/u-boot/test/dm/
Dpmic.c78 ut_assertok(pmic_write(dev, i, &out_buffer, 1)); in dm_test_power_pmic_io()
/external/u-boot/include/power/
Dpmic.h265 int pmic_write(struct udevice *dev, uint reg, const uint8_t *buffer, int len);
/external/u-boot/arch/arm/mach-stm32mp/
Dpwr_regulator.c239 rc = pmic_write(dev->parent, 0, (uint8_t *)&reg, sizeof(reg)); in stm32mp_pwr_regulator_set_enable()
/external/u-boot/arch/arm/mach-omap2/
Dclocks-common.c473 if (pmic->pmic_write(pmic->i2c_slave_addr, vcore_reg, offset_code)) in do_scale_vcore()
/external/u-boot/arch/arm/include/asm/
Domap_common.h540 int (*pmic_write)(u8 sa, u8 reg_addr, u8 reg_data); member