Home
last modified time | relevance | path

Searched refs:pmu_spare1 (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/arm/mach-exynos/
Ddmc_init_ddr3.c803 dmc_set_read_offset_value(phy0_ctrl, readl(&pmu->pmu_spare1)); in ddr3_mem_ctrl_init()
811 writel(dmc_get_read_offset_value(phy0_ctrl), &pmu->pmu_spare1); in ddr3_mem_ctrl_init()
/external/u-boot/arch/arm/mach-exynos/include/mach/
Dpower.h291 unsigned int pmu_spare1; member
915 unsigned int pmu_spare1; /* Store PHY0_CON4 for read leveling */ member