Home
last modified time | relevance | path

Searched refs:qsax (Results 1 – 25 of 34) sorted by relevance

12

/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/ARM/
Dacle-intrinsics.ll186 define i32 @qsax(i32 %a, i32 %b) nounwind {
187 ; CHECK-LABEL: qsax
188 ; CHECK: qsax r0, r0, r1
189 %tmp = call i32 @llvm.arm.qsax(i32 %a, i32 %b)
448 declare i32 @llvm.arm.qsax(i32, i32) nounwind
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/
Darm-tests.txt104 # CHECK: qsax r8, r9, r10
Dbasic-arm-instructions.txt1048 # CHECK: qsax r9, r12, r0
Dthumb2.txt1263 # CHECK: qsax r9, r12, r0
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/ARM/
Darm-tests.txt128 # CHECK: qsax r8, r9, r10
Dbasic-arm-instructions.txt1165 # CHECK: qsax r9, r12, r0
Dthumb2.txt1402 # CHECK: qsax r9, r12, r0
/external/llvm/test/MC/Disassembler/ARM/
Darm-tests.txt128 # CHECK: qsax r8, r9, r10
Dbasic-arm-instructions.txt1165 # CHECK: qsax r9, r12, r0
Dthumb2.txt1402 # CHECK: qsax r9, r12, r0
/external/vixl/test/aarch32/
Dtest-assembler-cond-rd-rn-rm-t32.cc56 M(qsax) \
Dtest-assembler-cond-rd-rn-rm-a32.cc57 M(qsax) \
/external/capstone/suite/MC/ARM/
Dbasic-arm-instructions.s.cs500 0x50,0x9f,0x2c,0xe6 = qsax r9, r12, r0
Dbasic-thumb2-instructions.s.cs596 0xec,0xfa,0x10,0xf9 = qsax r9, r12, r0
/external/swiftshader/third_party/LLVM/test/MC/ARM/
Dbasic-arm-instructions.s1212 qsax r9, r12, r0
1215 @ CHECK: qsax r9, r12, r0 @ encoding: [0x50,0x9f,0x2c,0xe6]
Dbasic-thumb2-instructions.s1463 qsax r9, r12, r0
1467 @ CHECK: qsax r9, r12, r0 @ encoding: [0xec,0xfa,0x10,0xf9]
/external/vixl/src/aarch32/
Dassembler-aarch32.h2842 void qsax(Condition cond, Register rd, Register rn, Register rm);
2843 void qsax(Register rd, Register rn, Register rm) { qsax(al, rd, rn, rm); } in qsax() function
Ddisasm-aarch32.h1000 void qsax(Condition cond, Register rd, Register rn, Register rm);
/external/llvm/test/MC/ARM/
Dbasic-arm-instructions.s1819 qsax r9, r12, r0
1822 @ CHECK: qsax r9, r12, r0 @ encoding: [0x50,0x9f,0x2c,0xe6]
Dbasic-thumb2-instructions.s1890 qsax r9, r12, r0
1894 @ CHECK: qsax r9, r12, r0 @ encoding: [0xec,0xfa,0x10,0xf9]
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/ARM/
Dbasic-arm-instructions.s1821 qsax r9, r12, r0
1824 @ CHECK: qsax r9, r12, r0 @ encoding: [0x50,0x9f,0x2c,0xe6]
Dbasic-thumb2-instructions.s1938 qsax r9, r12, r0
1942 @ CHECK: qsax r9, r12, r0 @ encoding: [0xec,0xfa,0x10,0xf9]
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMInstrInfo.td3176 def QSAX : AAI<0b01100010, 0b11110101, "qsax">;
4973 def : MnemonicAlias<"qsubaddx", "qsax">;
/external/llvm/lib/Target/ARM/
DARMInstrInfo.td3577 def QSAX : AAI<0b01100010, 0b11110101, "qsax">;
5683 def : MnemonicAlias<"qsubaddx", "qsax">;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
DARMInstrInfo.td3728 def QSAX : AAIIntrinsic<0b01100010, 0b11110101, "qsax", int_arm_qsax>;
5983 def : MnemonicAlias<"qsubaddx", "qsax">;

12