Home
last modified time | relevance | path

Searched refs:raddr_b (Results 1 – 8 of 8) sorted by relevance

/external/mesa3d/src/gallium/drivers/vc4/kernel/
Dvc4_validate_shaders.c118 uint32_t raddr_b = QPU_GET_FIELD(inst, QPU_RADDR_B); in raddr_add_a_to_live_reg_index() local
123 return 32 + raddr_b; in raddr_add_a_to_live_reg_index()
188 uint32_t raddr_b = QPU_GET_FIELD(inst, QPU_RADDR_B); in check_tmu_write() local
236 !(add_b == QPU_MUX_B && raddr_b == QPU_R_UNIF)) { in check_tmu_write()
244 raddr_b == QPU_R_UNIF)) { in check_tmu_write()
310 u32 raddr_b = QPU_GET_FIELD(inst, QPU_RADDR_B); in validate_uniform_address_write() local
364 !(add_b == QPU_MUX_B && raddr_b == QPU_R_UNIF)) { in validate_uniform_address_write()
479 uint32_t raddr_b = QPU_GET_FIELD(inst, QPU_RADDR_B); in track_live_clamps() local
518 if (sig != QPU_SIG_SMALL_IMM || raddr_b != 0 || in track_live_clamps()
532 !(add_b == QPU_MUX_B && raddr_b == QPU_R_UNIF && in track_live_clamps()
[all …]
/external/mesa3d/src/broadcom/compiler/
Dqpu_schedule.c182 add_read_dep(state, state->last_rf[n->inst->qpu.raddr_b], n); in process_mux_deps()
482 if (scoreboard->last_waddr_add == inst->raddr_b || in mux_reads_too_soon()
483 scoreboard->last_waddr_mul == inst->raddr_b) { in mux_reads_too_soon()
691 a->raddr_b != b->raddr_b) { in qpu_merge_inst()
694 merge.raddr_b = b->raddr_b; in qpu_merge_inst()
1101 if (inst->raddr_b < 3 && in qpu_instruction_valid_in_thrend_slot()
Dvir_to_qpu.c133 src.index == instr->raddr_b); in set_src()
135 instr->raddr_b = src.index; in set_src()
/external/mesa3d/src/gallium/drivers/vc4/
Dvc4_qpu_schedule.c357 uint32_t raddr_b = QPU_GET_FIELD(inst, QPU_RADDR_B); in calculate_deps() local
368 process_raddr_deps(state, n, raddr_b, false); in calculate_deps()
478 uint32_t raddr_b = QPU_GET_FIELD(inst, QPU_RADDR_B); in reads_too_soon_after_write() local
497 raddr_b < 32 && in reads_too_soon_after_write()
498 scoreboard->last_waddr_b == raddr_b)) { in reads_too_soon_after_write()
Dvc4_qpu.c291 uint32_t raddr_b = QPU_GET_FIELD(inst, QPU_RADDR_B); in qpu_num_sf_accesses() local
302 if (raddr_b == QPU_R_MUTEX_ACQUIRE && in qpu_num_sf_accesses()
/external/mesa3d/src/broadcom/qpu/
Dqpu_disasm.c69 instr->raddr_b, in v3d_qpu_disasm_raddr()
78 append(disasm, "rf%d", instr->raddr_b); in v3d_qpu_disasm_raddr()
Dqpu_instr.h375 uint8_t raddr_b; member
Dqpu_pack.c1256 instr->raddr_b = QPU_GET_FIELD(packed_instr, VC5_QPU_RADDR_B); in v3d_qpu_instr_unpack_alu()
1343 *packed_instr |= QPU_SET_FIELD(instr->raddr_b, VC5_QPU_RADDR_B); in v3d_qpu_instr_pack_alu()