| /external/swiftshader/third_party/LLVM/lib/CodeGen/ |
| D | TwoAddressInstructionPass.cpp | 100 bool isProfitableToCommute(unsigned regB, unsigned regC,
528 TwoAddressInstructionPass::isProfitableToCommute(unsigned regB, unsigned regC, in isProfitableToCommute() argument
562 unsigned FromRegB = getMappedReg(regB, SrcRegMap); in isProfitableToCommute()
564 unsigned ToRegB = getMappedReg(regB, DstRegMap); in isProfitableToCommute()
581 if (!NoUseAfterLastDef(regB, MBB, Dist, LastDefB)) in isProfitableToCommute()
868 unsigned regB = mi->getOperand(SrcIdx).getReg(); in TryInstructionTransform() local
870 assert(TargetRegisterInfo::isVirtualRegister(regB) && in TryInstructionTransform()
875 bool regBKilled = isKilled(*mi, regB, MRI, TII); in TryInstructionTransform()
901 else if (isProfitableToCommute(regB, regC, mi, mbbi, Dist)) { in TryInstructionTransform()
909 if (TryCommute && CommuteInstruction(mi, mbbi, regB, regC, Dist)) { in TryInstructionTransform()
[all …]
|
| /external/swiftshader/third_party/LLVM/include/llvm/Target/ |
| D | TargetRegisterInfo.h | 331 bool regsOverlap(unsigned regA, unsigned regB) const { in regsOverlap() argument
332 if (regA == regB) return true; in regsOverlap()
333 if (isVirtualRegister(regA) || isVirtualRegister(regB)) in regsOverlap()
336 if (*regList == regB) return true; in regsOverlap()
343 bool isSubRegister(unsigned regA, unsigned regB) const { in isSubRegister() argument
344 return isSuperRegister(regB, regA); in isSubRegister()
349 bool isSuperRegister(unsigned regA, unsigned regB) const { in isSuperRegister() argument
351 if (*regList == regB) return true; in isSuperRegister()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
| D | TwoAddressInstructionPass.cpp | 134 bool isProfitableToCommute(unsigned regA, unsigned regB, unsigned regC,
585 isProfitableToCommute(unsigned regA, unsigned regB, unsigned regC, in isProfitableToCommute() argument
623 unsigned FromRegB = getMappedReg(regB, SrcRegMap); in isProfitableToCommute()
651 if (!noUseAfterLastDef(regB, Dist, LastDefB)) in isProfitableToCommute()
672 if (isRevCopyChain(regB, regA, MaxDataFlowEdge)) in isProfitableToCommute()
1273 unsigned regB = MI.getOperand(SrcIdx).getReg(); in tryInstructionTransform() local
1275 assert(TargetRegisterInfo::isVirtualRegister(regB) && in tryInstructionTransform()
1277 bool regBKilled = isKilled(MI, regB, MRI, TII, LIS, true); in tryInstructionTransform()
1300 if (!Commuted && EnableRescheduling && rescheduleMIBelowKill(mi, nmi, regB)) { in tryInstructionTransform()
1308 regB = MI.getOperand(SrcIdx).getReg(); in tryInstructionTransform()
[all …]
|
| /external/llvm/lib/CodeGen/ |
| D | TwoAddressInstructionPass.cpp | 109 bool isProfitableToCommute(unsigned regA, unsigned regB, unsigned regC,
546 isProfitableToCommute(unsigned regA, unsigned regB, unsigned regC, in isProfitableToCommute() argument
584 unsigned FromRegB = getMappedReg(regB, SrcRegMap); in isProfitableToCommute()
612 if (!noUseAfterLastDef(regB, Dist, LastDefB)) in isProfitableToCommute()
633 if (isRevCopyChain(regB, regA, 3)) in isProfitableToCommute()
1218 unsigned regB = MI.getOperand(SrcIdx).getReg(); in tryInstructionTransform() local
1220 assert(TargetRegisterInfo::isVirtualRegister(regB) && in tryInstructionTransform()
1222 bool regBKilled = isKilled(MI, regB, MRI, TII, LIS, true); in tryInstructionTransform()
1245 if (!Commuted && EnableRescheduling && rescheduleMIBelowKill(mi, nmi, regB)) { in tryInstructionTransform()
1253 regB = MI.getOperand(SrcIdx).getReg(); in tryInstructionTransform()
[all …]
|
| /external/smali/smali/src/main/antlr/ |
| D | smaliTreeWalker.g | 806 byte regB = parseRegister_nibble($registerB.text);
808 $method::methodBuilder.addInstruction(new BuilderInstruction12x(opcode, regA, regB));
919 short regB = parseRegister_byte($registerB.text);
924 $method::methodBuilder.addInstruction(new BuilderInstruction22b(opcode, regA, regB, litC));
933 byte regB = parseRegister_nibble($registerB.text);
937 $method::methodBuilder.addInstruction(new BuilderInstruction22c(opcode, regA, regB,
947 byte regB = parseRegister_nibble($registerB.text);
949 $method::methodBuilder.addInstruction(new BuilderInstruction22c(opcode, regA, regB,
959 byte regB = parseRegister_nibble($registerB.text);
963 $method::methodBuilder.addInstruction(new BuilderInstruction22s(opcode, regA, regB, litC));
[all …]
|
| /external/llvm/include/llvm/Target/ |
| D | TargetRegisterInfo.h | 412 bool regsOverlap(unsigned regA, unsigned regB) const { in regsOverlap() argument
413 if (regA == regB) return true; in regsOverlap()
414 if (isVirtualRegister(regA) || isVirtualRegister(regB)) in regsOverlap()
419 MCRegUnitIterator RUB(regB, this); in regsOverlap()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
| D | TargetRegisterInfo.h | 423 bool regsOverlap(unsigned regA, unsigned regB) const { in regsOverlap() argument
424 if (regA == regB) return true; in regsOverlap()
425 if (isVirtualRegister(regA) || isVirtualRegister(regB)) in regsOverlap()
430 MCRegUnitIterator RUB(regB, this); in regsOverlap()
|
| /external/u-boot/include/ |
| D | ns16550.h | 85 UART_REG(regB); /* B */
|
| /external/smali/smali/src/main/java/org/jf/smali/ |
| D | smaliTreeWalker.java | 4759 byte regB = parseRegister_nibble((registerB!=null?registerB.getText():null)); in insn_format12x()
4761 … method_stack.peek().methodBuilder.addInstruction(new BuilderInstruction12x(opcode, regA, regB)); in insn_format12x()
5203 short regB = parseRegister_byte((registerB!=null?registerB.getText():null)); in insn_format22b() local
5208 …hod_stack.peek().methodBuilder.addInstruction(new BuilderInstruction22b(opcode, regA, regB, litC)); in insn_format22b()
5259 byte regB = parseRegister_nibble((registerB!=null?registerB.getText():null)); in insn_format22c_field()
5263 … method_stack.peek().methodBuilder.addInstruction(new BuilderInstruction22c(opcode, regA, regB, in insn_format22c_field()
5307 byte regB = parseRegister_nibble((registerB!=null?registerB.getText():null)); in insn_format22c_type()
5309 … method_stack.peek().methodBuilder.addInstruction(new BuilderInstruction22c(opcode, regA, regB, in insn_format22c_type()
5353 byte regB = parseRegister_nibble((registerB!=null?registerB.getText():null)); in insn_format22s()
5357 …hod_stack.peek().methodBuilder.addInstruction(new BuilderInstruction22s(opcode, regA, regB, litC)); in insn_format22s()
[all …]
|
| /external/llvm/test/CodeGen/Mips/ |
| D | atomic.ll | 513 ; line 1203: assert(TargetRegisterInfo::isVirtualRegister(regB) &&
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Mips/ |
| D | atomic.ll | 6954 ; line 1203: assert(TargetRegisterInfo::isVirtualRegister(regB) &&
|