Home
last modified time | relevance | path

Searched refs:reg_base (Results 1 – 25 of 43) sorted by relevance

12

/external/u-boot/drivers/spi/
Dcadence_qspi_apb.c166 #define CQSPI_GET_RD_SRAM_LEVEL(reg_base) \ argument
167 (((readl(reg_base + CQSPI_REG_SDRAMLEVEL)) >> \
170 #define CQSPI_GET_WR_SRAM_LEVEL(reg_base) \ argument
171 (((readl(reg_base + CQSPI_REG_SDRAMLEVEL)) >> \
187 void cadence_qspi_apb_controller_enable(void *reg_base) in cadence_qspi_apb_controller_enable() argument
190 reg = readl(reg_base + CQSPI_REG_CONFIG); in cadence_qspi_apb_controller_enable()
192 writel(reg, reg_base + CQSPI_REG_CONFIG); in cadence_qspi_apb_controller_enable()
195 void cadence_qspi_apb_controller_disable(void *reg_base) in cadence_qspi_apb_controller_disable() argument
198 reg = readl(reg_base + CQSPI_REG_CONFIG); in cadence_qspi_apb_controller_disable()
200 writel(reg, reg_base + CQSPI_REG_CONFIG); in cadence_qspi_apb_controller_disable()
[all …]
Dcadence_qspi.h67 void cadence_qspi_apb_chipselect(void *reg_base,
69 void cadence_qspi_apb_set_clk_mode(void *reg_base, uint mode);
70 void cadence_qspi_apb_config_baudrate_div(void *reg_base,
72 void cadence_qspi_apb_delay(void *reg_base,
76 void cadence_qspi_apb_enter_xip(void *reg_base, char xip_dummy);
77 void cadence_qspi_apb_readdata_capture(void *reg_base,
Datmel_spi.c247 struct at91_spi *reg_base = bus_plat->regs; in atmel_spi_claim_bus() local
267 writel(csrx, &reg_base->csr[cs]); in atmel_spi_claim_bus()
274 writel(mode, &reg_base->mr); in atmel_spi_claim_bus()
276 writel(ATMEL_SPI_CR_SPIEN, &reg_base->cr); in atmel_spi_claim_bus()
326 struct at91_spi *reg_base = bus_plat->regs; in atmel_spi_xfer() local
368 readl(&reg_base->rdr); in atmel_spi_xfer()
372 status = readl(&reg_base->sr); in atmel_spi_xfer()
382 writel(value, &reg_base->tdr); in atmel_spi_xfer()
387 value = readl(&reg_base->rdr); in atmel_spi_xfer()
400 wait_for_bit_le32(&reg_base->sr, in atmel_spi_xfer()
/external/u-boot/board/sunxi/
Dahci.c17 static int sunxi_ahci_phy_init(u8 *reg_base) in sunxi_ahci_phy_init() argument
22 writel(0, reg_base + AHCI_RWCR); in sunxi_ahci_phy_init()
25 setbits_le32(reg_base + AHCI_PHYCS1R, 0x1 << 19); in sunxi_ahci_phy_init()
26 clrsetbits_le32(reg_base + AHCI_PHYCS0R, in sunxi_ahci_phy_init()
29 clrsetbits_le32(reg_base + AHCI_PHYCS1R, in sunxi_ahci_phy_init()
32 setbits_le32(reg_base + AHCI_PHYCS1R, (0x1 << 28) | (0x1 << 15)); in sunxi_ahci_phy_init()
33 clrbits_le32(reg_base + AHCI_PHYCS1R, (0x1 << 19)); in sunxi_ahci_phy_init()
34 clrsetbits_le32(reg_base + AHCI_PHYCS0R, (0x7 << 20), (0x3 << 20)); in sunxi_ahci_phy_init()
35 clrsetbits_le32(reg_base + AHCI_PHYCS2R, (0x1f << 5), (0x19 << 5)); in sunxi_ahci_phy_init()
38 setbits_le32(reg_base + AHCI_PHYCS0R, (0x1 << 19)); in sunxi_ahci_phy_init()
[all …]
/external/u-boot/drivers/net/pfe_eth/
Dpfe_mdio.c19 void *reg_base = bus->priv; in pfe_write_addr() local
30 writel(reg_data, reg_base + EMAC_MII_DATA_REG); in pfe_write_addr()
35 while (!(readl(reg_base + EMAC_IEVENT_REG) & EMAC_IEVENT_MII)) { in pfe_write_addr()
45 writel(EMAC_IEVENT_MII, reg_base + EMAC_IEVENT_REG); in pfe_write_addr()
53 void *reg_base = bus->priv; in pfe_phy_read() local
78 writel(reg_data, reg_base + EMAC_MII_DATA_REG); in pfe_phy_read()
83 while (!(readl(reg_base + EMAC_IEVENT_REG) & EMAC_IEVENT_MII)) { in pfe_phy_read()
93 writel(EMAC_IEVENT_MII, reg_base + EMAC_IEVENT_REG); in pfe_phy_read()
98 val = (u16)readl(reg_base + EMAC_MII_DATA_REG); in pfe_phy_read()
99 debug("%s: %p phy: 0x%x reg:0x%08x val:%#x\n", __func__, reg_base, in pfe_phy_read()
[all …]
/external/u-boot/drivers/mmc/
Dkona_sdhci.c81 void *reg_base; in kona_sdhci_init() local
91 reg_base = (void *)CONFIG_SYS_SDIO_BASE0; in kona_sdhci_init()
92 ret = clk_sdio_enable(reg_base, CONFIG_SYS_SDIO0_MAX_CLK, in kona_sdhci_init()
96 reg_base = (void *)CONFIG_SYS_SDIO_BASE1; in kona_sdhci_init()
97 ret = clk_sdio_enable(reg_base, CONFIG_SYS_SDIO1_MAX_CLK, in kona_sdhci_init()
101 reg_base = (void *)CONFIG_SYS_SDIO_BASE2; in kona_sdhci_init()
102 ret = clk_sdio_enable(reg_base, CONFIG_SYS_SDIO2_MAX_CLK, in kona_sdhci_init()
106 reg_base = (void *)CONFIG_SYS_SDIO_BASE3; in kona_sdhci_init()
107 ret = clk_sdio_enable(reg_base, CONFIG_SYS_SDIO3_MAX_CLK, in kona_sdhci_init()
121 host->ioaddr = reg_base; in kona_sdhci_init()
Ddavinci_mmc.c30 struct davinci_mmc_regs *regs = host->reg_base; in dmmc_set_clock()
130 volatile struct davinci_mmc_regs *regs = host->reg_base; in dmmc_send_cmd()
318 struct davinci_mmc_regs *regs = host->reg_base; in dmmc_init()
353 struct davinci_mmc_regs *regs = host->reg_base; in dmmc_set_ios()
/external/u-boot/arch/arm/mach-uniphier/clk/
Dpll-base-ld20.c31 int uniphier_ld20_sscpll_init(unsigned long reg_base, unsigned int freq, in uniphier_ld20_sscpll_init() argument
37 base = ioremap(reg_base, SZ_16); in uniphier_ld20_sscpll_init()
68 int uniphier_ld20_sscpll_ssc_en(unsigned long reg_base) in uniphier_ld20_sscpll_ssc_en() argument
73 base = ioremap(reg_base, SZ_16); in uniphier_ld20_sscpll_ssc_en()
86 int uniphier_ld20_sscpll_set_regi(unsigned long reg_base, unsigned regi) in uniphier_ld20_sscpll_set_regi() argument
91 base = ioremap(reg_base, SZ_16); in uniphier_ld20_sscpll_set_regi()
105 int uniphier_ld20_vpll27_init(unsigned long reg_base) in uniphier_ld20_vpll27_init() argument
110 base = ioremap(reg_base, SZ_16); in uniphier_ld20_vpll27_init()
131 int uniphier_ld20_dspll_init(unsigned long reg_base) in uniphier_ld20_dspll_init() argument
136 base = ioremap(reg_base, SZ_16); in uniphier_ld20_dspll_init()
Dpll.h14 int uniphier_ld20_sscpll_init(unsigned long reg_base, unsigned int freq,
16 int uniphier_ld20_sscpll_ssc_en(unsigned long reg_base);
17 int uniphier_ld20_sscpll_set_regi(unsigned long reg_base, unsigned regi);
18 int uniphier_ld20_vpll27_init(unsigned long reg_base);
19 int uniphier_ld20_dspll_init(unsigned long reg_base);
/external/u-boot/drivers/usb/musb-new/
Dmusb_dsps.c158 void __iomem *reg_base = musb->ctrl_base; in dsps_musb_enable() local
166 dsps_writel(reg_base, wrp->epintr_set, epmask); in dsps_musb_enable()
167 dsps_writel(reg_base, wrp->coreintr_set, coremask); in dsps_musb_enable()
171 dsps_writel(reg_base, wrp->coreintr_set, in dsps_musb_enable()
188 void __iomem *reg_base = musb->ctrl_base; in dsps_musb_disable() local
190 dsps_writel(reg_base, wrp->coreintr_clear, wrp->usb_bitmap); in dsps_musb_disable()
191 dsps_writel(reg_base, wrp->epintr_clear, in dsps_musb_disable()
194 dsps_writel(reg_base, wrp->eoi, 0); in dsps_musb_disable()
295 void __iomem *reg_base = musb->ctrl_base; in dsps_interrupt() local
311 epintr = dsps_readl(reg_base, wrp->epintr_status); in dsps_interrupt()
[all …]
Dam35x.c94 void __iomem *reg_base = musb->ctrl_base; in am35x_musb_enable() local
101 musb_writel(reg_base, EP_INTR_MASK_SET_REG, epmask); in am35x_musb_enable()
102 musb_writel(reg_base, CORE_INTR_MASK_SET_REG, AM35X_INTR_USB_MASK); in am35x_musb_enable()
106 musb_writel(reg_base, CORE_INTR_SRC_SET_REG, in am35x_musb_enable()
118 void __iomem *reg_base = musb->ctrl_base; in am35x_musb_disable() local
120 musb_writel(reg_base, CORE_INTR_MASK_CLEAR_REG, AM35X_INTR_USB_MASK); in am35x_musb_disable()
121 musb_writel(reg_base, EP_INTR_MASK_CLEAR_REG, in am35x_musb_disable()
124 musb_writel(reg_base, USB_END_OF_INTR_REG, 0); in am35x_musb_disable()
226 void __iomem *reg_base = musb->ctrl_base; in am35x_musb_interrupt() local
251 epintr = musb_readl(reg_base, EP_INTR_SRC_MASKED_REG); in am35x_musb_interrupt()
[all …]
/external/libffi/src/avr32/
Dffi.c72 char *reg_base = stack; in ffi_prep_args() local
82 *(void**)reg_base = ecif->rvalue; in ffi_prep_args()
111 addr = reg_base + (index * 4); in ffi_prep_args()
118 addr = reg_base + 4; in ffi_prep_args()
123 addr = reg_base + 12; in ffi_prep_args()
166 printf("r%d: 0x%08x\n", 12 - i, ((unsigned int*)reg_base)[i]); in ffi_prep_args()
275 register char *reg_base = stack; in ffi_prep_incoming_args_SYSV() local
290 *rvalue = *(void **)reg_base; in ffi_prep_incoming_args_SYSV()
320 *p_argv = (void*)reg_base + (index * 4); in ffi_prep_incoming_args_SYSV()
327 *p_argv = (void*)reg_base + 4; in ffi_prep_incoming_args_SYSV()
[all …]
/external/python/cpython2/Modules/_ctypes/libffi/src/avr32/
Dffi.c72 char *reg_base = stack; in ffi_prep_args() local
82 *(void**)reg_base = ecif->rvalue; in ffi_prep_args()
111 addr = reg_base + (index * 4); in ffi_prep_args()
118 addr = reg_base + 4; in ffi_prep_args()
123 addr = reg_base + 12; in ffi_prep_args()
166 printf("r%d: 0x%08x\n", 12 - i, ((unsigned int*)reg_base)[i]); in ffi_prep_args()
275 register char *reg_base = stack; in ffi_prep_incoming_args_SYSV() local
290 *rvalue = *(void **)reg_base; in ffi_prep_incoming_args_SYSV()
320 *p_argv = (void*)reg_base + (index * 4); in ffi_prep_incoming_args_SYSV()
327 *p_argv = (void*)reg_base + 4; in ffi_prep_incoming_args_SYSV()
[all …]
/external/u-boot/drivers/pinctrl/
Dpinctrl-at91-pio4.c25 struct atmel_pio4_port *reg_base; member
99 (struct atmel_pio4_port *)((u32)plat->reg_base + in atmel_pio4_bank_base()
164 plat->reg_base = (struct atmel_pio4_port *)addr_base; in atmel_pinctrl_probe()
/external/u-boot/drivers/clk/at91/
Dclk-plladiv.c22 struct at91_pmc *pmc = plat->reg_base; in at91_plladiv_clk_get_rate()
41 struct at91_pmc *pmc = plat->reg_base; in at91_plladiv_clk_set_rate()
Dpmc.c41 plat->reg_base = (struct at91_pmc *)devfdt_get_addr_ptr(dev); in at91_pmc_core_probe()
116 plat->reg_base = (struct at91_pmc *)devfdt_get_addr_ptr(dev_pmc); in at91_clk_probe()
Dclk-usb.c26 struct at91_pmc *pmc = plat->reg_base; in at91_usb_clk_get_rate()
47 struct at91_pmc *pmc = plat->reg_base; in at91_usb_clk_set_rate()
Dclk-generated.c51 struct at91_pmc *pmc = plat->reg_base; in generic_clk_get_rate()
79 struct at91_pmc *pmc = plat->reg_base; in generic_clk_set_rate()
Dpmc.h13 struct at91_pmc *reg_base; member
Dclk-plla.c19 struct at91_pmc *pmc = plat->reg_base; in plla_clk_enable()
/external/u-boot/board/freescale/ls1012afrdm/
Deth.c54 mac_mdio_info.reg_base = (void *)EMAC1_BASE_ADDR; in pfe_eth_board_init()
67 mac_mdio_info.reg_base = (void *)EMAC2_BASE_ADDR; in pfe_eth_board_init()
/external/u-boot/drivers/pci/
Dpci_ftpci100.c19 unsigned int reg_base; member
228 priv->reg_base = CONFIG_FTPCI100_BASE; in ftpci_preinit()
233 ftpci100 = (struct ftpci100_ahbc *)priv->reg_base; in ftpci_preinit()
/external/u-boot/drivers/gpio/
Datmel_pio4.c178 struct atmel_pio4_port *reg_base; member
186 (struct atmel_pio4_port *)((u32)plat->reg_base + in atmel_pio4_bank_base()
304 plat->reg_base = (struct atmel_pio4_port *)addr_base; in atmel_pio4_probe()
/external/u-boot/board/freescale/ls1012aqds/
Deth.c146 mac_mdio_info.reg_base = (void *)EMAC1_BASE_ADDR; in pfe_eth_board_init()
158 mac_mdio_info.reg_base = (void *)EMAC2_BASE_ADDR; in pfe_eth_board_init()
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_perfcounter.c553 unsigned reg_base = regs->select0; in si_pc_emit_select() local
558 radeon_set_uconfig_reg_seq(cs, reg_base, reg_count); in si_pc_emit_select()
568 reg_base -= (reg_count - 1) * 4; in si_pc_emit_select()
569 radeon_set_uconfig_reg_seq(cs, reg_base, reg_count); in si_pc_emit_select()

12