Searched refs:reg_undef (Results 1 – 6 of 6) sorted by relevance
/external/mesa3d/src/intel/compiler/ |
D | brw_fs_visitor.cpp | 455 const fs_reg srcs[] = { reg_undef, reg_undef, in emit_fb_writes() 456 reg_undef, offset(this->outputs[0], bld, 3) }; in emit_fb_writes() 460 inst = emit_single_fb_write(bld, tmp, reg_undef, reg_undef, 4); in emit_fb_writes() 724 fs_inst *inst = abld.emit(opcode, reg_undef, payload); in emit_urb_writes() 756 fs_inst *inst = bld.emit(SHADER_OPCODE_URB_WRITE_SIMD8, reg_undef, payload); in emit_urb_writes() 782 .emit(CS_OPCODE_CS_TERMINATE, reg_undef, payload); in emit_cs_terminate() 809 bld.exec_all().emit(SHADER_OPCODE_BARRIER, reg_undef, payload); in emit_barrier()
|
D | brw_fs_register_coalesce.cpp | 248 mov[i]->dst = reg_undef; in register_coalesce() 250 mov[i]->src[j] = reg_undef; in register_coalesce()
|
D | brw_fs.cpp | 97 init(opcode, exec_size, reg_undef, NULL, 0); in fs_inst() 1414 inst = abld.emit(SHADER_OPCODE_URB_WRITE_SIMD8, reg_undef, hdr); in emit_gs_thread_end() 1422 inst = abld.emit(SHADER_OPCODE_URB_WRITE_SIMD8, reg_undef, payload); in emit_gs_thread_end() 2357 inst->src[1] = reg_undef; in opt_algebraic() 2366 inst->src[1] = reg_undef; in opt_algebraic() 2375 inst->src[1] = reg_undef; in opt_algebraic() 2384 inst->src[1] = reg_undef; in opt_algebraic() 2396 inst->src[1] = reg_undef; in opt_algebraic() 2405 inst->src[1] = reg_undef; in opt_algebraic() 2413 inst->src[1] = reg_undef; in opt_algebraic() [all …]
|
D | brw_ir_fs.h | 315 static const fs_reg reg_undef; variable
|
D | brw_fs_cse.cpp | 275 entry->tmp = reg_undef; in opt_cse_local()
|
D | brw_fs_nir.cpp | 1935 fs_inst *inst = abld.emit(opcode, reg_undef, payload); in emit_gs_control_data_bits()
|