/external/llvm/lib/CodeGen/ |
D | ImplicitNullChecks.cpp | 236 if (!TRI.regsOverlap(Reg, MO.getReg())) in isSafeToHoist() 284 if (TRI.regsOverlap(Reg, MO.getReg())) in isSafeToHoist() 455 if (TRI->regsOverlap(MO.getReg(), BaseReg)) in analyzeBlockForNullChecks()
|
D | ProcessImplicitDefs.cpp | 108 !TRI->regsOverlap(Reg, UserReg)) in processImplicitDef()
|
D | CriticalAntiDepBreaker.cpp | 410 if (TRI->regsOverlap(NewReg, *it)) { in findSuitableFreeRegister() 603 if (MO.isUse() && TRI->regsOverlap(AntiDepReg, Reg)) { in BreakAntiDependencies()
|
D | MachineInstrBundle.cpp | 316 if (!TRI->regsOverlap(MOReg, Reg)) in analyzePhysReg()
|
D | RegAllocPBQP.cpp | 392 if (TRI.regsOverlap(PRegN, PRegM)) { in createInterferenceEdge() 556 if (TRI.regsOverlap(reg, CSR[i])) in isACalleeSavedRegister()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
D | ImplicitNullChecks.cpp | 286 if (TRI->regsOverlap(RegA, RegB) && (MOA.isDef() || MOB.isDef())) in canReorder() 440 TRI->regsOverlap(DependenceMO.getReg(), PointerReg)) && in canHoistInst() 599 TRI->regsOverlap(MO.getReg(), PointerReg); in analyzeBlockForNullChecks()
|
D | ProcessImplicitDefs.cpp | 106 !TRI->regsOverlap(Reg, UserReg)) in processImplicitDef()
|
D | MachineCopyPropagation.cpp | 308 MIUse.isUse() && TRI->regsOverlap(Use.getReg(), MIUse.getReg())) in hasImplicitOverlap() 405 if (MI->isCopy() && !TRI->regsOverlap(MI->getOperand(0).getReg(), in CopyPropagateBlock()
|
D | CriticalAntiDepBreaker.cpp | 425 if (TRI->regsOverlap(NewReg, *it)) { in findSuitableFreeRegister() 618 if (MO.isUse() && TRI->regsOverlap(AntiDepReg, Reg)) { in BreakAntiDependencies()
|
D | MachineInstrBundle.cpp | 318 if (!TRI->regsOverlap(MOReg, Reg)) in analyzePhysReg()
|
D | RegAllocPBQP.cpp | 420 if (TRI.regsOverlap(PRegN, PRegM)) { in createInterferenceEdge() 573 if (TRI.regsOverlap(reg, CSR[i])) in isACalleeSavedRegister()
|
D | MachineInstr.cpp | 829 Found = TRI->regsOverlap(MOReg, Reg); in findRegisterDefOperandIdx() 1635 if ((RegInfo && RegInfo->regsOverlap(Reg, OpReg)) || Reg == OpReg) in clearRegisterKills() 1739 [&](unsigned Use) { return TRI.regsOverlap(Use, Reg); })) in setPhysRegsDeadExcept()
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/ |
D | StackSlotColoring.cpp | 535 } else if (TRI->regsOverlap(Reg, NewReg)) { in PropagateBackward() 537 } else if (TRI->regsOverlap(Reg, OldReg)) { in PropagateBackward() 593 } else if (TRI->regsOverlap(Reg, NewReg) || in PropagateForward() 594 TRI->regsOverlap(Reg, OldReg)) in PropagateForward()
|
D | VirtRegRewriter.cpp | 899 if (TRI->regsOverlap(PRRU, PhysReg)) { in GetRegForReload() 1012 if (TRI->regsOverlap(PhysReg, Reg)) in FoldsStackSlotModRef() 1432 if (PhysReg && TRI->regsOverlap(PhysReg, UnfoldPR)) in OptimizeByUnfold() 1439 if (TRI->regsOverlap(PhysReg, UnfoldPR)) in OptimizeByUnfold() 1445 if (!TRI->regsOverlap(PhysReg, UnfoldPR)) in OptimizeByUnfold() 1537 if (!NewDstMO.isKill() || TRI->regsOverlap(NewReg, SrcReg)) in CommuteToFoldReload() 2049 TRI->regsOverlap(MOk.getReg(), PhysReg)) { in ProcessUses() 2516 assert(TRI->regsOverlap(KillRegs[0], MI.getOperand(0).getReg())); in RewriteMBB()
|
D | RenderMachineFunction.cpp | 361 if (tri->regsOverlap(preg, trcPReg)) in initWorst() 392 if (tri->regsOverlap(trc1Reg, trc2Reg)) in initWorst()
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64DeadRegisterDefinitionsPass.cpp | 73 if (TRI->regsOverlap(Reg, MO.getReg())) in implicitlyDefinesOverlappingReg()
|
D | AArch64PBQPRegAlloc.cpp | 197 if (livesOverlap && TRI->regsOverlap(pRd, pRa)) in addIntraChainConstraint()
|
/external/llvm/lib/Target/X86/ |
D | X86CallFrameOptimization.cpp | 305 if (RegInfo.regsOverlap(Reg, RegInfo.getStackRegister())) in classifyInstruction() 309 if (RegInfo.regsOverlap(Reg, U)) in classifyInstruction()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
D | X86CallFrameOptimization.cpp | 339 if (RegInfo.regsOverlap(Reg, RegInfo.getStackRegister())) in classifyInstruction() 343 if (RegInfo.regsOverlap(Reg, U)) in classifyInstruction()
|
D | X86FixupBWInsts.cpp | 260 TRI->regsOverlap(SuperDestReg, MO.getReg())) in getSuperRegDestIfDead()
|
/external/swiftshader/third_party/LLVM/include/llvm/Target/ |
D | TargetRegisterInfo.h | 331 bool regsOverlap(unsigned regA, unsigned regB) const { in regsOverlap() function
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
D | AArch64PBQPRegAlloc.cpp | 197 if (livesOverlap && TRI->regsOverlap(pRd, pRa)) in addIntraChainConstraint()
|
/external/llvm/include/llvm/Target/ |
D | TargetRegisterInfo.h | 412 bool regsOverlap(unsigned regA, unsigned regB) const { in regsOverlap() function
|
/external/llvm/lib/Target/SystemZ/ |
D | SystemZElimCompare.cpp | 136 if (TRI->regsOverlap(MOReg, Reg)) { in getRegReferences()
|
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
D | TargetRegisterInfo.h | 423 bool regsOverlap(unsigned regA, unsigned regB) const { in regsOverlap() function
|