Home
last modified time | relevance | path

Searched refs:rev16 (Results 1 – 25 of 110) sorted by relevance

12345

/external/llvm/test/CodeGen/ARM/
Dbswap16.ll14 ; CHECK: rev16 r[[R1]], r[[R1]]
26 ; CHECK: rev16 r[[R1:[0-9]+]], r1
39 ; CHECK: rev16 r[[R0]], r0
Drev.ll5 ; CHECK: rev16 r0, r0
75 ; CHECK: rev16 r0, r0
119 ; CHECK: rev16 r0, r0
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/ARM/
Dbswap16.ll14 ; CHECK: rev16 r[[R1]], r[[R1]]
26 ; CHECK: rev16 r[[R1:[0-9]+]], r1
39 ; CHECK: rev16 r[[R0]], r0
Drev.ll5 ; CHECK: rev16 r0, r0
75 ; CHECK: rev16 r0, r0
119 ; CHECK: rev16 r0, r0
/external/swiftshader/third_party/LLVM/test/CodeGen/Thumb2/
Dthumb2-rev16.ll2 ; fixme rev16 pattern is not matching
4 ; RUN: llc < %s -march=thumb -mattr=+thumb2 | grep {rev16\\W*r\[0-9\]*,\\W*r\[0-9\]*} | count 1
D2010-04-26-CopyRegCrash.ll54 %asmtmp.i.i179 = tail call i16 asm "rev16 $0, $1\0A", "=l,l"(i16 undef) nounwind ; <i16> [#uses=1]
55 …%asmtmp.i.i178 = tail call i16 asm "rev16 $0, $1\0A", "=l,l"(i16 %asmtmp.i.i179) nounwind ; <i16> …
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Thumb2/
Dthumb2-rev16.ll2 ; fixme rev16 pattern is not matching
4 ; RUN: llc < %s -mtriple=thumb-- -mcpu=arm1156t2-s -mattr=+thumb2 | grep "rev16\W*r[0-9]*,\W*r[0-9]…
D2010-04-26-CopyRegCrash.ll54 %asmtmp.i.i179 = tail call i16 asm "rev16 $0, $1\0A", "=l,l"(i16 undef) nounwind ; <i16> [#uses=1]
55 …%asmtmp.i.i178 = tail call i16 asm "rev16 $0, $1\0A", "=l,l"(i16 %asmtmp.i.i179) nounwind ; <i16> …
/external/llvm/test/CodeGen/Thumb2/
Dthumb2-rev16.ll2 ; fixme rev16 pattern is not matching
4 ; RUN: llc < %s -march=thumb -mcpu=arm1156t2-s -mattr=+thumb2 | grep "rev16\W*r[0-9]*,\W*r[0-9]*" |…
D2010-04-26-CopyRegCrash.ll54 %asmtmp.i.i179 = tail call i16 asm "rev16 $0, $1\0A", "=l,l"(i16 undef) nounwind ; <i16> [#uses=1]
55 …%asmtmp.i.i178 = tail call i16 asm "rev16 $0, $1\0A", "=l,l"(i16 %asmtmp.i.i179) nounwind ; <i16> …
/external/llvm/test/CodeGen/AArch64/
Darm64-rev.ll20 ; of %a are zero. This optimizes rev + lsr 16 to rev16.
25 ; CHECK: rev16 w0, [[REG]]
52 ; CHECK: rev16 w0, w0
68 ; 01234567 ->(rev16) 10325476
72 ; CHECK-NOT: rev16 x0, x0
189 ;CHECK: rev16.8b
197 ;CHECK: rev16.16b
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/
Darm64-rev.ll20 ; of %a are zero. This optimizes rev + lsr 16 to rev16.
25 ; CHECK: rev16 w0, [[REG]]
52 ; CHECK: rev16 w0, w0
68 ; 01234567 ->(rev16) 10325476
72 ; CHECK-NOT: rev16 x0, x0
189 ;CHECK: rev16.8b
197 ;CHECK: rev16.16b
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/ARM/
Dthumb.s19 rev16 r3, r4
22 @ CHECK: rev16 r3, r4 @ encoding: [0x63,0xba]
/external/llvm/test/MC/ARM/
Dthumb.s19 rev16 r3, r4
22 @ CHECK: rev16 r3, r4 @ encoding: [0x63,0xba]
/external/swiftshader/third_party/LLVM/test/MC/ARM/
Dthumb.s19 rev16 r3, r4
22 @ CHECK: rev16 r3, r4 @ encoding: [0x63,0xba]
Dbasic-thumb-instructions.s424 rev16 r7, r2
428 @ CHECK: rev16 r7, r2 @ encoding: [0x57,0xba]
/external/capstone/suite/MC/ARM/
Dthumb.s.cs8 0x63,0xba = rev16 r3, r4
Dbasic-thumb-instructions.s.cs92 0x57,0xba = rev16 r7, r2
/external/swiftshader/third_party/LLVM/test/CodeGen/ARM/
Drev.ll5 ; CHECK: rev16 r0, r0
75 ; CHECK: rev16 r0, r0
/external/swiftshader/third_party/LLVM/test/CodeGen/Thumb/
Drev.ll5 ; CHECK: rev16 r0, r0
/external/llvm/test/CodeGen/Thumb/
Drev.ll5 ; CHECK: rev16 r0, r0
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Thumb/
Drev.ll5 ; CHECK: rev16 r0, r0
/external/capstone/suite/MC/AArch64/
Dneon-simd-misc.s.cs12 0xfe,0x1b,0x20,0x4e = rev16 v30.16b, v31.16b
13 0x35,0x18,0x20,0x0e = rev16 v21.8b, v1.8b
/external/llvm/test/MC/AArch64/
Dneon-simd-misc.s33 rev16 v30.16b, v31.16b
34 rev16 v21.8b, v1.8b
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/
Dneon-simd-misc.s33 rev16 v30.16b, v31.16b
34 rev16 v21.8b, v1.8b

12345