Home
last modified time | relevance | path

Searched refs:rl_val (Results 1 – 3 of 3) sorted by relevance

/external/u-boot/drivers/ddr/marvell/axp/
Dddr3_read_leveling.c111 dram_info->rl_val[cs][pup][P] = phase; in ddr3_read_leveling_hw()
116 dram_info->rl_val[cs][pup][D] = delay; in ddr3_read_leveling_hw()
117 dram_info->rl_val[cs][pup][S] = in ddr3_read_leveling_hw()
122 dram_info->rl_val[cs][pup][DQS] = in ddr3_read_leveling_hw()
140 rl_val[cs][pup][P], 1); in ddr3_read_leveling_hw()
143 rl_val[cs][pup][D], 2); in ddr3_read_leveling_hw()
271 DEBUG_RL_D((u32) dram_info->rl_val[cs][pup][P], 1); in ddr3_read_leveling_sw()
273 DEBUG_RL_D((u32) dram_info->rl_val[cs][pup][D], 2); in ddr3_read_leveling_sw()
290 phase = dram_info->rl_val[cs][pup][P]; in ddr3_read_leveling_sw()
291 delay = dram_info->rl_val[cs][pup][D]; in ddr3_read_leveling_sw()
[all …]
Dddr3_hw_training.h260 u32 rl_val[MAX_CS][MAX_PUP_NUM][7]; member
/external/u-boot/drivers/ddr/marvell/a38x/
Dddr3_training_leveling.c1714 u32 rl_val, rl_min_val[NUM_OF_CS], rl_max_val[NUM_OF_CS]; in mv_ddr_rl_dqs_burst() local
1764 rl_val = 0; in mv_ddr_rl_dqs_burst()
1781 rl_val = ((rl_adll_val & RL_REF_DLY_MASK) << RL_REF_DLY_OFFS) | in mv_ddr_rl_dqs_burst()
1786 0, DDR_PHY_DATA, RL_PHY_REG(effective_cs), rl_val); in mv_ddr_rl_dqs_burst()
1962 rl_val = ((rl_adll_val & RL_REF_DLY_MASK) << RL_REF_DLY_OFFS) | in mv_ddr_rl_dqs_burst()
1965 subphy_id, subphy_type, RL_PHY_REG(effective_cs), rl_val); in mv_ddr_rl_dqs_burst()