/external/llvm/test/CodeGen/PowerPC/ |
D | 2010-02-12-saveCR.ll | 12 ; CHECK: rotlwi [[T1]], [[T1]], 8 18 ; CHECK: rotlwi [[T4]], [[T4]], 12 31 ; CHECK: rotlwi [[T1]], [[T1]], 20 36 ; CHECK: rotlwi [[T1]], [[T1]], 24
|
D | rotl.ll | 3 ; RUN: llc < %s -march=ppc32 | grep rotlwi: | count 1 25 define i32 @rotlwi(i32 %x) {
|
D | rotl-2.ll | 1 ; RUN: llc < %s -march=ppc32 | grep rotlwi | count 2
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/PowerPC/ |
D | 2010-02-12-saveCR.ll | 11 ; CHECK: rotlwi [[T1]], [[T1]], 8 16 ; CHECK: rotlwi [[T4]], [[T4]], 12 31 ; CHECK: rotlwi [[T1]], [[T1]], 20 36 ; CHECK: rotlwi [[T1]], [[T1]], 24
|
D | rotl.ll | 3 ; RUN: llc -verify-machineinstrs < %s -mtriple=ppc32-- | grep rotlwi: | count 1 25 define i32 @rotlwi(i32 %x) {
|
D | rotl-2.ll | 1 ; RUN: llc -verify-machineinstrs < %s -mtriple=ppc32-- | grep rotlwi | count 2
|
D | testBitReverse.ll | 35 ; CHECK-NEXT: rotlwi 4, 3, 24
|
D | pr33093.ll | 35 ; CHECK-NEXT: rotlwi 4, 3, 24
|
D | convert-rr-to-ri-instrs.mir | 4199 ; CHECK-LATE: rotlwi 3, 3, 31
|
/external/swiftshader/third_party/LLVM/test/CodeGen/PowerPC/ |
D | rotl.ll | 23 define i32 @rotlwi(i32 %x) {
|
/external/llvm/test/MC/Disassembler/PowerPC/ |
D | ppc64-encoding-ext.txt | 2161 # CHECK: rotlwi 2, 3, 4 2164 # CHECK: rotlwi. 2, 3, 4 2167 # CHECK: rotlwi 2, 3, 28 2170 # CHECK: rotlwi. 2, 3, 28
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/PowerPC/ |
D | ppc64-encoding-ext.txt | 2161 # CHECK: rotlwi 2, 3, 4 2164 # CHECK: rotlwi. 2, 3, 4 2167 # CHECK: rotlwi 2, 3, 28 2170 # CHECK: rotlwi. 2, 3, 28
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/PowerPC/ |
D | ppc64-encoding-ext.s | 3365 # CHECK-BE: rotlwi 2, 3, 4 # encoding: [0x54,0x62,0x20,0x3e] 3366 # CHECK-LE: rotlwi 2, 3, 4 # encoding: [0x3e,0x20,0x62,0x54] 3367 rotlwi 2, 3, 4 3368 # CHECK-BE: rotlwi. 2, 3, 4 # encoding: [0x54,0x62,0x20,0x3f] 3369 # CHECK-LE: rotlwi. 2, 3, 4 # encoding: [0x3f,0x20,0x62,0x54] 3370 rotlwi. 2, 3, 4 3371 # CHECK-BE: rotlwi 2, 3, 28 # encoding: [0x54,0x62,0xe0,0x3e] 3372 # CHECK-LE: rotlwi 2, 3, 28 # encoding: [0x3e,0xe0,0x62,0x54] 3374 # CHECK-BE: rotlwi. 2, 3, 28 # encoding: [0x54,0x62,0xe0,0x3f] 3375 # CHECK-LE: rotlwi. 2, 3, 28 # encoding: [0x3f,0xe0,0x62,0x54]
|
/external/llvm/test/MC/PowerPC/ |
D | ppc64-encoding-ext.s | 3365 # CHECK-BE: rotlwi 2, 3, 4 # encoding: [0x54,0x62,0x20,0x3e] 3366 # CHECK-LE: rotlwi 2, 3, 4 # encoding: [0x3e,0x20,0x62,0x54] 3367 rotlwi 2, 3, 4 3368 # CHECK-BE: rotlwi. 2, 3, 4 # encoding: [0x54,0x62,0x20,0x3f] 3369 # CHECK-LE: rotlwi. 2, 3, 4 # encoding: [0x3f,0x20,0x62,0x54] 3370 rotlwi. 2, 3, 4 3371 # CHECK-BE: rotlwi 2, 3, 28 # encoding: [0x54,0x62,0xe0,0x3e] 3372 # CHECK-LE: rotlwi 2, 3, 28 # encoding: [0x3e,0xe0,0x62,0x54] 3374 # CHECK-BE: rotlwi. 2, 3, 28 # encoding: [0x54,0x62,0xe0,0x3f] 3375 # CHECK-LE: rotlwi. 2, 3, 28 # encoding: [0x3f,0xe0,0x62,0x54]
|
/external/v8/src/compiler/ppc/ |
D | code-generator-ppc.cc | 2061 __ rotlwi(temp1, input, 8); in AssembleArchInstruction() local 2075 __ rotlwi(temp2, input, 8); in AssembleArchInstruction() local 2077 __ rotlwi(temp3, temp1, 8); in AssembleArchInstruction() local
|
/external/v8/src/ppc/ |
D | assembler-ppc.h | 1126 void rotlwi(Register ra, Register rs, int sh, RCBit r = LeaveRC);
|
D | assembler-ppc.cc | 827 void Assembler::rotlwi(Register ra, Register rs, int sh, RCBit r) { in rotlwi() function in v8::internal::Assembler
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCInstrInfo.td | 3972 def : InstAlias<"rotlwi $rA, $rS, $n", (RLWINM gprc:$rA, gprc:$rS, u5imm:$n, 0, 31)>; 3973 def : InstAlias<"rotlwi. $rA, $rS, $n", (RLWINMo gprc:$rA, gprc:$rS, u5imm:$n, 0, 31)>;
|
/external/capstone/arch/PowerPC/ |
D | PPCGenAsmWriter.inc | 7077 AsmString = "rotlwi $\x01, $\x02, $\xFF\x03\x06"; 7105 AsmString = "rotlwi. $\x01, $\x02, $\xFF\x03\x06";
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/ |
D | PPCInstrInfo.td | 4490 def : InstAlias<"rotlwi $rA, $rS, $n", (RLWINM gprc:$rA, gprc:$rS, u5imm:$n, 0, 31)>; 4491 def : InstAlias<"rotlwi. $rA, $rS, $n", (RLWINMo gprc:$rA, gprc:$rS, u5imm:$n, 0, 31)>;
|