/external/swiftshader/third_party/subzero/src/ |
D | IceRegistersARM32.def | 64 X(Reg_s27, 27, "s27", 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, REGLIST3(RegARM32, s27, d13, q6)) \ 85 X(Reg_d13, 13, "d13", 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, REGLIST4(RegARM32, d13, q6, s26, s27)) \ 113 …, 6, "q6", 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, REGLIST7(RegARM32, q6, d12, d13, s24, s25, s26, s27)) \
|
/external/clang/test/CXX/lex/lex.charset/ |
D | p2-cxx98.cpp | 38 const char *s27 = "\u0027"; // ', expected-error {{character ''' cannot be specified by a universal… variable
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/ |
D | spill-fold.ll | 63 …6},~{s17},~{s18},~{s19},~{s20},~{s21},~{s22},~{s23},~{s24},~{s25},~{s26},~{s27},~{s28},~{s29},~{s3… 73 …6},~{s17},~{s18},~{s19},~{s20},~{s21},~{s22},~{s23},~{s24},~{s25},~{s26},~{s27},~{s28},~{s29},~{s3…
|
D | remat-float0.ll | 15 …6},~{s17},~{s18},~{s19},~{s20},~{s21},~{s22},~{s23},~{s24},~{s25},~{s26},~{s27},~{s28},~{s29},~{s3…
|
/external/llvm/test/CodeGen/AArch64/ |
D | remat-float0.ll | 15 …6},~{s17},~{s18},~{s19},~{s20},~{s21},~{s22},~{s23},~{s24},~{s25},~{s26},~{s27},~{s28},~{s29},~{s3…
|
/external/clang/test/CodeGen/ |
D | x86_32-arguments-darwin.c | 121 struct s27 { struct { char a, b, c; } a; struct { char a; } b; } f27(void) { while (1) {} } in f27() argument
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/ |
D | branch-relax-spill.ll | 37 %sgpr27 = tail call i32 asm sideeffect "s_mov_b32 s27, 0", "={s27}"() #0 156 tail call void asm sideeffect "; reg use $0", "{s27}"(i32 %sgpr27) #0
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/DebugInfo/MIR/ARM/ |
D | split-superreg-piece.mir | 81 '$s23', '$s24', '$s25', '$s26', '$s27', '$s28',
|
D | split-superreg.mir | 81 '$s23', '$s24', '$s25', '$s26', '$s27', '$s28',
|
D | split-superreg-complex.mir | 81 '$s23', '$s24', '$s25', '$s26', '$s27', '$s28',
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Thumb/ |
D | tbb-reuse.mir | 71 '$s22', '$s23', '$s24', '$s25', '$s26', '$s27',
|
/external/v8/src/arm/ |
D | simulator-arm.h | 75 s24, s25, s26, s27, s28, s29, s30, s31, enumerator
|
/external/llvm/test/CodeGen/MIR/ARM/ |
D | ARMLoadStoreDBG.mir | 96 '%s22', '%s23', '%s24', '%s25', '%s26', '%s27',
|
D | sched-it-debug-nodes.mir | 107 '%s22', '%s23', '%s24', '%s25', '%s26', '%s27',
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/ARM/ |
D | ARMLoadStoreDBG.mir | 92 '$s22', '$s23', '$s24', '$s25', '$s26', '$s27',
|
D | sched-it-debug-nodes.mir | 103 '$s22', '$s23', '$s24', '$s25', '$s26', '$s27',
|
D | dbg-range-extension.mir | 179 '$s22', '$s23', '$s24', '$s25', '$s26', '$s27',
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/ARM/ |
D | fp-encoding.txt | 227 # CHECK: vstmdbeq r12!, {s25, s26, s27, s28}
|
/external/llvm/test/MC/Disassembler/ARM/ |
D | fp-encoding.txt | 227 # CHECK: vstmdbeq r12!, {s25, s26, s27, s28}
|
/external/vixl/test/aarch64/ |
D | test-api-aarch64.cc | 224 VIXL_CHECK(AreConsecutive(s26, s27, s28, s29)); in TEST()
|
D | test-trace-aarch64.cc | 408 __ fadd(s27, s19, s8); in GenerateTestSequenceFP() 444 __ fcvt(s27, h25); in GenerateTestSequenceFP() 513 __ fcvtzu(w14, s27, 4); in GenerateTestSequenceFP() 555 __ frecps(s18, s27, s1); in GenerateTestSequenceFP() 579 __ fsub(s3, s21, s27); in GenerateTestSequenceFP() 590 __ scvtf(s27, x26); in GenerateTestSequenceFP() 1394 __ saddlv(s27, v3.V4H()); in GenerateTestSequenceNEON() 1594 __ sqrdmulh(s27, s19, s24); in GenerateTestSequenceNEON() 2618 __ fmaxnmp(s27, v26.V2S()); in GenerateTestSequenceNEONFP() 2622 __ fmaxnmv(s27, v19.V4S()); in GenerateTestSequenceNEONFP()
|
/external/v8/benchmarks/ |
D | regexp.js | 208 var s27 = computeInputVariants('9.0 e115', 78); 245 s27[i].replace(/(\s)+e/, '');
|
/external/vixl/test/test-trace-reference/ |
D | log-vregs | 42 # v27: 0x000000000000000000000000424094fe (s27: 48.1455) 66 # v27: 0x0000000000000000000000004072c000 (s27: 3.79297) 162 # v27: 0x0000000000000000000000003f800000 (s27: 1.00000) 706 # v27: 0x0000000000000000ff000085ff000085 (s27: -1.70144e+38) <- 0x~~~~~~~~~~~~~~~~
|
D | log-disasm-colour | 332 0x~~~~~~~~~~~~~~~~ 1e282a7b fadd s27, s19, s8 368 0x~~~~~~~~~~~~~~~~ 1ee2433b fcvt s27, h25 437 0x~~~~~~~~~~~~~~~~ 1e19f36e fcvtzu w14, s27, #4 479 0x~~~~~~~~~~~~~~~~ 5e21ff72 frecps s18, s27, s1 503 0x~~~~~~~~~~~~~~~~ 1e3b3aa3 fsub s3, s21, s27 514 0x~~~~~~~~~~~~~~~~ 9e22035b scvtf s27, x26 1161 0x~~~~~~~~~~~~~~~~ 0e70387b saddlv s27, v3.4h 1361 0x~~~~~~~~~~~~~~~~ 7eb8b67b sqrdmulh s27, s19, s24 2267 0x~~~~~~~~~~~~~~~~ 7e30cb5b fmaxnmp s27, v26.2s 2271 0x~~~~~~~~~~~~~~~~ 6e30ca7b fmaxnmv s27, v19.4s
|
D | log-disasm | 332 0x~~~~~~~~~~~~~~~~ 1e282a7b fadd s27, s19, s8 368 0x~~~~~~~~~~~~~~~~ 1ee2433b fcvt s27, h25 437 0x~~~~~~~~~~~~~~~~ 1e19f36e fcvtzu w14, s27, #4 479 0x~~~~~~~~~~~~~~~~ 5e21ff72 frecps s18, s27, s1 503 0x~~~~~~~~~~~~~~~~ 1e3b3aa3 fsub s3, s21, s27 514 0x~~~~~~~~~~~~~~~~ 9e22035b scvtf s27, x26 1161 0x~~~~~~~~~~~~~~~~ 0e70387b saddlv s27, v3.4h 1361 0x~~~~~~~~~~~~~~~~ 7eb8b67b sqrdmulh s27, s19, s24 2267 0x~~~~~~~~~~~~~~~~ 7e30cb5b fmaxnmp s27, v26.2s 2271 0x~~~~~~~~~~~~~~~~ 6e30ca7b fmaxnmv s27, v19.4s
|