/external/llvm/test/MC/AMDGPU/ |
D | sop2.s | 37 s_cselect_b32 s1, s2, s3 label
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/ |
D | early-if-convert.ll | 250 ; GCN-NEXT: s_cselect_b32 [[SELECT:s[0-9]+]], [[ADD]], [[VAL]] 314 ; TODO: Can do s_cselect_b64; s_cselect_b32 366 ; GCN: s_cselect_b32 s{{[0-9]+}}, 1, 0{{$}} 387 ; GCN-NEXT: s_cselect_b32 s{{[0-9]+}}, 1, 0
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AMDGPU/ |
D | sop2.s | 43 s_cselect_b32 s1, s2, s3 label
|
D | gfx7_asm_all.s | 15810 s_cselect_b32 s5, s1, s2 label 15813 s_cselect_b32 s103, s1, s2 label 15816 s_cselect_b32 flat_scratch_lo, s1, s2 label 15819 s_cselect_b32 flat_scratch_hi, s1, s2 label 15822 s_cselect_b32 vcc_lo, s1, s2 label 15825 s_cselect_b32 vcc_hi, s1, s2 label 15828 s_cselect_b32 tba_lo, s1, s2 label 15831 s_cselect_b32 tba_hi, s1, s2 label 15834 s_cselect_b32 tma_lo, s1, s2 label 15837 s_cselect_b32 tma_hi, s1, s2 label [all …]
|
D | gfx8_asm_all.s | 16482 s_cselect_b32 s5, s1, s2 label 16485 s_cselect_b32 s101, s1, s2 label 16488 s_cselect_b32 flat_scratch_lo, s1, s2 label 16491 s_cselect_b32 flat_scratch_hi, s1, s2 label 16494 s_cselect_b32 vcc_lo, s1, s2 label 16497 s_cselect_b32 vcc_hi, s1, s2 label 16500 s_cselect_b32 tba_lo, s1, s2 label 16503 s_cselect_b32 tba_hi, s1, s2 label 16506 s_cselect_b32 tma_lo, s1, s2 label 16509 s_cselect_b32 tma_hi, s1, s2 label [all …]
|
D | gfx9_asm_all.s | 15331 s_cselect_b32 s5, s1, s2 label 15334 s_cselect_b32 s101, s1, s2 label 15337 s_cselect_b32 flat_scratch_lo, s1, s2 label 15340 s_cselect_b32 flat_scratch_hi, s1, s2 label 15343 s_cselect_b32 vcc_lo, s1, s2 label 15346 s_cselect_b32 vcc_hi, s1, s2 label 15349 s_cselect_b32 m0, s1, s2 label 15352 s_cselect_b32 exec_lo, s1, s2 label 15355 s_cselect_b32 exec_hi, s1, s2 label 15358 s_cselect_b32 s5, s101, s2 label [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
D | SOPInstructions.td | 381 def S_CSELECT_B32 : SOP2_32 <"s_cselect_b32">;
|
/external/swiftshader/third_party/llvm-7.0/llvm/docs/ |
D | AMDGPUAsmGFX7.rst | 441 s_cselect_b32 dst, src0, src1
|
D | AMDGPUAsmGFX8.rst | 459 s_cselect_b32 dst, src0, src1
|
D | AMDGPUUsage.rst | 4207 s_cselect_b32 s1, s2, s3
|
D | AMDGPUAsmGFX9.rst | 602 s_cselect_b32 dst, src0, src1
|
/external/llvm/lib/Target/AMDGPU/ |
D | SIInstructions.td | 234 defm S_CSELECT_B32 : SOP2_32 <sop2<0x0a>, "s_cselect_b32", []>;
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/AMDGPU/ |
D | gfx8_dasm_all.txt | 13218 # CHECK: s_cselect_b32 s5, s1, s2 ; encoding: [0x01,0x02,0x05,0x85] 13221 # CHECK: s_cselect_b32 s101, s1, s2 ; encoding: [0x01,0x02,0x65,0x85] 13224 # CHECK: s_cselect_b32 flat_scratch_lo, s1, s2 ; encoding: [0x01,0x02,0x66,0x85] 13227 # CHECK: s_cselect_b32 flat_scratch_hi, s1, s2 ; encoding: [0x01,0x02,0x67,0x85] 13230 # CHECK: s_cselect_b32 vcc_lo, s1, s2 ; encoding: [0x01,0x02,0x6a,0x85] 13233 # CHECK: s_cselect_b32 vcc_hi, s1, s2 ; encoding: [0x01,0x02,0x6b,0x85] 13236 # CHECK: s_cselect_b32 tba_lo, s1, s2 ; encoding: [0x01,0x02,0x6c,0x85] 13239 # CHECK: s_cselect_b32 tba_hi, s1, s2 ; encoding: [0x01,0x02,0x6d,0x85] 13242 # CHECK: s_cselect_b32 tma_lo, s1, s2 ; encoding: [0x01,0x02,0x6e,0x85] 13245 # CHECK: s_cselect_b32 tma_hi, s1, s2 ; encoding: [0x01,0x02,0x6f,0x85] [all …]
|
D | gfx9_dasm_all.txt | 12960 # CHECK: s_cselect_b32 s5, s1, s2 ; encoding: [0x01,0x02,0x05,0x85] 12963 # CHECK: s_cselect_b32 s101, s1, s2 ; encoding: [0x01,0x02,0x65,0x85] 12966 # CHECK: s_cselect_b32 flat_scratch_lo, s1, s2 ; encoding: [0x01,0x02,0x66,0x85] 12969 # CHECK: s_cselect_b32 flat_scratch_hi, s1, s2 ; encoding: [0x01,0x02,0x67,0x85] 12972 # CHECK: s_cselect_b32 vcc_lo, s1, s2 ; encoding: [0x01,0x02,0x6a,0x85] 12975 # CHECK: s_cselect_b32 vcc_hi, s1, s2 ; encoding: [0x01,0x02,0x6b,0x85] 12978 # CHECK: s_cselect_b32 m0, s1, s2 ; encoding: [0x01,0x02,0x7c,0x85] 12981 # CHECK: s_cselect_b32 exec_lo, s1, s2 ; encoding: [0x01,0x02,0x7e,0x85] 12984 # CHECK: s_cselect_b32 exec_hi, s1, s2 ; encoding: [0x01,0x02,0x7f,0x85] 12987 # CHECK: s_cselect_b32 s5, s101, s2 ; encoding: [0x65,0x02,0x05,0x85] [all …]
|