/external/strace/tests/ |
D | rt_sigaction.c | 42 struct sigaction sa, sa0; in main() local 49 assert(!sigaction(SIGUSR2, &sa, &sa0)); in main() 56 assert(!sigaction(SIGUSR2, &sa, &sa0)); in main() 61 assert(!sigaction(SIGUSR2, &sa, &sa0)); in main() 65 assert(!sigaction(SIGUSR2, &sa, &sa0)); in main()
|
/external/strace/tests-mx32/ |
D | rt_sigaction.c | 42 struct sigaction sa, sa0; in main() local 49 assert(!sigaction(SIGUSR2, &sa, &sa0)); in main() 56 assert(!sigaction(SIGUSR2, &sa, &sa0)); in main() 61 assert(!sigaction(SIGUSR2, &sa, &sa0)); in main() 65 assert(!sigaction(SIGUSR2, &sa, &sa0)); in main()
|
/external/strace/tests-m32/ |
D | rt_sigaction.c | 42 struct sigaction sa, sa0; in main() local 49 assert(!sigaction(SIGUSR2, &sa, &sa0)); in main() 56 assert(!sigaction(SIGUSR2, &sa, &sa0)); in main() 61 assert(!sigaction(SIGUSR2, &sa, &sa0)); in main() 65 assert(!sigaction(SIGUSR2, &sa, &sa0)); in main()
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Hexagon/ |
D | bank-conflict.mir | 108 J2_loop0r %bb.1, killed $r0, implicit-def $lc0, implicit-def $sa0, implicit-def $usr 112 liveins: $lc0:0x00000004, $r2:0x00000001, $r3:0x00000001, $r4:0x00000001, $sa0:0x00000004 125 …01, $r3:0x00000001, $r4:0x00000001, $r5:0x00000001, $r6:0x00000001, $r7:0x00000001, $sa0:0x00000004 144 …04, $r2:0x00000001, $r3:0x00000001, $r4:0x00000001, $r8:0x00000001, $r9:0x00000001, $sa0:0x00000004 148 ENDLOOP0 %bb.1, implicit-def $pc, implicit-def $lc0, implicit $sa0, implicit $lc0
|
D | packetize-update-offset.mir | 30 ENDLOOP0 %bb.0, implicit-def $pc, implicit-def $lc0, implicit $sa0, implicit $lc0
|
D | regalloc-bad-undef.mir | 165 …ad $m1, implicit-def dead $lc0, implicit-def dead $lc1, implicit-def dead $sa0, implicit-def dead … 170 …ad $m1, implicit-def dead $lc0, implicit-def dead $lc1, implicit-def dead $sa0, implicit-def dead … 175 …ad $m1, implicit-def dead $lc0, implicit-def dead $lc1, implicit-def dead $sa0, implicit-def dead … 183 …ad $m1, implicit-def dead $lc0, implicit-def dead $lc1, implicit-def dead $sa0, implicit-def dead …
|
/external/mesa3d/src/gallium/drivers/llvmpipe/ |
D | lp_state_setup.h | 80 const float (*sa0)[4],
|
D | lp_state_setup.c | 988 const float (*sa0)[4], in lp_dump_setup_coef() 995 float a0 = sa0 [0][i]; in lp_dump_setup_coef() 1007 float a0 = sa0 [1 + slot][i]; in lp_dump_setup_coef()
|
/external/u-boot/drivers/net/ |
D | lpc32xx_eth.c | 94 u32 sa0; /* Station address register 0 */ member 437 (dev->enetaddr[5] << 8)), ®s->sa0); in lpc32xx_eth_write_hwaddr() 488 (dev->enetaddr[5] << 8)), ®s->sa0); in lpc32xx_eth_init()
|
D | pic32_eth.h | 52 struct pic32_reg_atomic sa0; /* 0x300 */ member
|
D | pic32_eth.c | 193 writel(macaddr[4] | (macaddr[5] << 8), &emac_p->sa0.raw); in pic32_mac_init()
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonRegisterInfo.td | 141 def SA0 : Rc<0, "sa0", ["c0"]>, DwarfRegNum<[67]>; 167 def C1_0 : Rcc<0, "c1:0", [SA0, LC0], ["lc0:sa0"]>, DwarfRegNum<[67]>;
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/ |
D | HexagonRegisterInfo.td | 134 def SA0: Rc<0, "sa0", ["c0"]>, DwarfRegNum<[67]>; 167 def C1_0 : Rcc<0, "c1:0", [SA0, LC0], ["lc0:sa0"]>, DwarfRegNum<[67]>;
|
/external/ipsec-tools/src/racoon/ |
D | ipsec_doi.c | 1691 get_sabysaprop(pp0, sa0) in get_sabysaprop() argument 1693 vchar_t *sa0; 1708 pair = get_proppair(sa0, IPSECDOI_TYPE_PH2);
|
/external/toolchain-utils/android_bench_suite/panorama_input/ |
D | test_034.ppm | 9330 …�xKh:qZ,u]0�oC�uH��[��S��]��t��|��Y�|Jw`-��P��MmV"gR"p[,eMlT&��]��V~m<gV%sa0�uDvd5YF�tA}l8`PdS…
|