| /external/u-boot/drivers/clk/rockchip/ |
| D | clk_rk3368.c | 282 static ulong rk3368_ddr_set_clk(struct rk3368_cru *cru, ulong set_rate) in rk3368_ddr_set_clk() argument
292 switch (set_rate) { in rk3368_ddr_set_clk()
303 pr_err("Unsupported SDRAM frequency!,%ld\n", set_rate); in rk3368_ddr_set_clk()
307 return set_rate; in rk3368_ddr_set_clk()
312 static ulong rk3368_gmac_set_clk(struct rk3368_cru *cru, ulong set_rate) in rk3368_gmac_set_clk() argument
322 ret = set_rate; in rk3368_gmac_set_clk()
338 div = DIV_ROUND_UP(pll_rate, set_rate) - 1; in rk3368_gmac_set_clk()
589 .set_rate = rk3368_clk_set_rate,
|
| D | clk_rk3399.c | 690 ulong clk_id, ulong set_rate) in rk3399_mmc_set_clk() argument
700 src_clk_div = DIV_ROUND_UP(GPLL_HZ / 2, set_rate); in rk3399_mmc_set_clk()
704 src_clk_div = DIV_ROUND_UP(OSC_HZ / 2, set_rate); in rk3399_mmc_set_clk()
728 src_clk_div = DIV_ROUND_UP(GPLL_HZ, set_rate); in rk3399_mmc_set_clk()
768 ulong set_rate) in rk3399_ddr_set_clk() argument
776 switch (set_rate) { in rk3399_ddr_set_clk()
798 pr_err("Unsupported SDRAM frequency!,%ld\n", set_rate); in rk3399_ddr_set_clk()
802 return set_rate; in rk3399_ddr_set_clk()
1015 .set_rate = rk3399_clk_set_rate,
1290 .set_rate = rk3399_pmuclk_set_rate,
|
| D | clk_rk322x.c | 317 static int rk322x_ddr_set_clk(struct rk322x_cru *cru, unsigned int set_rate) in rk322x_ddr_set_clk() argument
322 switch (set_rate) { in rk322x_ddr_set_clk()
345 return set_rate; in rk322x_ddr_set_clk()
467 .set_rate = rk322x_clk_set_rate,
|
| D | clk_rk3328.c | 467 ulong clk_id, ulong set_rate) in rk3328_mmc_set_clk() argument
486 src_clk_div = DIV_ROUND_UP(GPLL_HZ / 2, set_rate); in rk3328_mmc_set_clk()
490 src_clk_div = DIV_ROUND_UP(OSC_HZ / 2, set_rate); in rk3328_mmc_set_clk()
750 .set_rate = rk3328_clk_set_rate,
|
| D | clk_rv1108.c | 195 .set_rate = rv1108_clk_set_rate,
|
| /external/u-boot/include/ |
| D | clk-uclass.h | 78 ulong (*set_rate)(struct clk *clk, ulong rate); member
|
| /external/u-boot/arch/arm/cpu/armv7/bcm235xx/ |
| D | clk-core.c | 251 .set_rate = peri_clk_set_rate,
495 if (!c || !c->ops || !c->ops->set_rate) in clk_set_rate()
502 ret = c->ops->set_rate(c, rate); in clk_set_rate()
|
| /external/u-boot/arch/arm/cpu/armv7/bcm281xx/ |
| D | clk-core.c | 251 .set_rate = peri_clk_set_rate,
495 if (!c || !c->ops || !c->ops->set_rate) in clk_set_rate()
502 ret = c->ops->set_rate(c, rate); in clk_set_rate()
|
| D | clk-core.h | 51 int (*set_rate) (struct clk *c, unsigned long rate); member
|
| /external/u-boot/drivers/clk/at91/ |
| D | clk-plladiv.c | 65 .set_rate = at91_plladiv_clk_set_rate,
|
| D | clk-system.c | 100 .set_rate = system_clk_set_rate,
|
| D | clk-usb.c | 104 .set_rate = at91_usb_clk_set_rate,
|
| D | clk-generated.c | 146 .set_rate = generic_clk_set_rate,
|
| /external/u-boot/drivers/clk/tegra/ |
| D | tegra-car-clk.c | 85 .set_rate = tegra_car_clk_set_rate,
|
| D | tegra186-clk.c | 86 .set_rate = tegra186_clk_set_rate,
|
| /external/u-boot/drivers/clk/ |
| D | clk-uclass.c | 341 if (!ops->set_rate) in clk_set_rate()
344 return ops->set_rate(clk, rate); in clk_set_rate()
|
| D | clk_sandbox.c | 70 .set_rate = sandbox_clk_set_rate,
|
| D | clk-hsdk-cgu.c | 280 ulong (*set_rate)(struct clk *clk, ulong rate); member
670 return clock_map[sclk->id].set_rate(sclk, rate); in hsdk_cgu_set_rate()
685 .set_rate = hsdk_cgu_set_rate,
|
| D | ics8n3qv01.c | 208 .set_rate = ics8n3qv01_set_rate,
|
| /external/u-boot/arch/arm/mach-snapdragon/ |
| D | clock-snapdragon.c | 130 .set_rate = msm_clk_set_rate,
|
| /external/u-boot/drivers/video/ |
| D | ipu_common.c | 137 if (clk->set_rate) in clk_set_rate()
138 clk->set_rate(clk, rate); in clk_set_rate()
408 .set_rate = ipu_pixel_clk_set_rate,
419 .set_rate = ipu_pixel_clk_set_rate,
|
| D | ipu.h | 48 int (*set_rate) (struct clk *, unsigned long); member
|
| /external/u-boot/drivers/clk/renesas/ |
| D | clk-rcar-gen2.c | 226 .set_rate = gen2_clk_set_rate,
|
| /external/u-boot/drivers/clk/uniphier/ |
| D | clk-uniphier-core.c | 246 .set_rate = uniphier_clk_set_rate,
|
| /external/u-boot/drivers/clk/aspeed/ |
| D | clk_ast2500.c | 423 .set_rate = ast2500_clk_set_rate,
|