Home
last modified time | relevance | path

Searched refs:sosccsr (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/arm/mach-imx/mx7ulp/
Dscg.c22 reg = readl(&scg1_regs->sosccsr); in scg_src_get_rate()
150 reg = readl(&scg1_regs->sosccsr); in scg_soscdiv_get_rate()
1052 while (!(readl(&scg1_regs->sosccsr) & SCG_SOSC_CSR_SOSCVLD_MASK)) in scg_a7_soscdiv_init()
/external/u-boot/arch/arm/include/asm/arch-mx7ulp/
Dscg.h272 u32 sosccsr; /* System OSC Control Status Register, offset 0x100 */ member