/external/capstone/suite/MC/AArch64/ |
D | neon-simd-shift.s.cs | 113 0x20,0x8c,0x0d,0x6f = sqrshrun2 v0.16b, v1.8h, #3 114 0x20,0x8c,0x1d,0x6f = sqrshrun2 v0.8h, v1.4s, #3 115 0x20,0x8c,0x3d,0x6f = sqrshrun2 v0.4s, v1.2d, #3
|
/external/llvm/test/MC/AArch64/ |
D | neon-simd-shift.s | 317 sqrshrun2 v0.16b, v1.8h, #3 318 sqrshrun2 v0.8h, v1.4s, #3 319 sqrshrun2 v0.4s, v1.2d, #3
|
D | arm64-advsimd.s | 1493 sqrshrun2.16b v0, v0, #2 1495 sqrshrun2.8h v0, v0, #4 1497 sqrshrun2.4s v0, v0, #6 1665 ; CHECK: sqrshrun2.16b v0, v0, #2 ; encoding: [0x00,0x8c,0x0e,0x6f] 1667 ; CHECK: sqrshrun2.8h v0, v0, #4 ; encoding: [0x00,0x8c,0x1c,0x6f] 1669 ; CHECK: sqrshrun2.4s v0, v0, #6 ; encoding: [0x00,0x8c,0x3a,0x6f] 1827 sqrshrun2 v8.16b, v9.8h, #2 1829 sqrshrun2 v6.8h, v7.4s, #4 1831 sqrshrun2 v4.4s, v5.2d, #6 1894 ; CHECK: sqrshrun2.16b v8, v9, #2 ; encoding: [0x28,0x8d,0x0e,0x6f] [all …]
|
D | neon-diagnostics.s | 1897 sqrshrun2 v0.16b, v1.8h, #17 1898 sqrshrun2 v0.8h, v1.4s, #33 1899 sqrshrun2 v0.4s, v1.2d, #65
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/ |
D | neon-simd-shift.s | 317 sqrshrun2 v0.16b, v1.8h, #3 318 sqrshrun2 v0.8h, v1.4s, #3 319 sqrshrun2 v0.4s, v1.2d, #3
|
D | arm64-advsimd.s | 1493 sqrshrun2.16b v0, v0, #2 1495 sqrshrun2.8h v0, v0, #4 1497 sqrshrun2.4s v0, v0, #6 1665 ; CHECK: sqrshrun2.16b v0, v0, #2 ; encoding: [0x00,0x8c,0x0e,0x6f] 1667 ; CHECK: sqrshrun2.8h v0, v0, #4 ; encoding: [0x00,0x8c,0x1c,0x6f] 1669 ; CHECK: sqrshrun2.4s v0, v0, #6 ; encoding: [0x00,0x8c,0x3a,0x6f] 1827 sqrshrun2 v8.16b, v9.8h, #2 1829 sqrshrun2 v6.8h, v7.4s, #4 1831 sqrshrun2 v4.4s, v5.2d, #6 1894 ; CHECK: sqrshrun2.16b v8, v9, #2 ; encoding: [0x28,0x8d,0x0e,0x6f] [all …]
|
D | neon-diagnostics.s | 1902 sqrshrun2 v0.16b, v1.8h, #17 1903 sqrshrun2 v0.8h, v1.4s, #33 1904 sqrshrun2 v0.4s, v1.2d, #65
|
/external/llvm/test/CodeGen/AArch64/ |
D | arm64-neon-simd-shift.ll | 401 ; CHECK: sqrshrun2 {{v[0-9]+}}.16b, {{v[0-9]+}}.8h, #3 412 ; CHECK: sqrshrun2 {{v[0-9]+}}.8h, {{v[0-9]+}}.4s, #9 423 ; CHECK: sqrshrun2 {{v[0-9]+}}.4s, {{v[0-9]+}}.2d, #19
|
D | arm64-vshift.ll | 973 ;CHECK: sqrshrun2.16b v0, {{v[0-9]+}}, #1 983 ;CHECK: sqrshrun2.8h v0, {{v[0-9]+}}, #1 993 ;CHECK: sqrshrun2.4s v0, {{v[0-9]+}}, #1
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/ |
D | arm64-neon-simd-shift.ll | 401 ; CHECK: sqrshrun2 {{v[0-9]+}}.16b, {{v[0-9]+}}.8h, #3 412 ; CHECK: sqrshrun2 {{v[0-9]+}}.8h, {{v[0-9]+}}.4s, #9 423 ; CHECK: sqrshrun2 {{v[0-9]+}}.4s, {{v[0-9]+}}.2d, #19
|
D | arm64-vshift.ll | 973 ;CHECK: sqrshrun2.16b v0, {{v[0-9]+}}, #1 983 ;CHECK: sqrshrun2.8h v0, {{v[0-9]+}}, #1 993 ;CHECK: sqrshrun2.4s v0, {{v[0-9]+}}, #1
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/AArch64/ |
D | arm64-advsimd.txt | 2068 # CHECK: sqrshrun2.16b v0, v0, #0x6 2070 # CHECK: sqrshrun2.8h v0, v0, #0xc 2072 # CHECK: sqrshrun2.4s v0, v0, #0x1a
|
D | neon-instructions.txt | 1005 # CHECK: sqrshrun2 v0.16b, v1.8h, #3 1006 # CHECK: sqrshrun2 v0.8h, v1.4s, #3 1007 # CHECK: sqrshrun2 v0.4s, v1.2d, #3
|
/external/llvm/test/MC/Disassembler/AArch64/ |
D | arm64-advsimd.txt | 2068 # CHECK: sqrshrun2.16b v0, v0, #0x6 2070 # CHECK: sqrshrun2.8h v0, v0, #0xc 2072 # CHECK: sqrshrun2.4s v0, v0, #0x1a
|
D | neon-instructions.txt | 1005 # CHECK: sqrshrun2 v0.16b, v1.8h, #3 1006 # CHECK: sqrshrun2 v0.8h, v1.4s, #3 1007 # CHECK: sqrshrun2 v0.4s, v1.2d, #3
|
/external/v8/src/arm64/ |
D | macro-assembler-arm64.h | 1054 V(sqrshrun2, Sqrshrun2) \
|
D | simulator-arm64.h | 1824 LogicVRegister sqrshrun2(VectorFormat vform, LogicVRegister dst,
|
D | assembler-arm64.h | 2208 void sqrshrun2(const VRegister& vd, const VRegister& vn, int shift);
|
/external/vixl/test/test-trace-reference/ |
D | log-disasm-colour | 1397 0x~~~~~~~~~~~~~~~~ 6f088c18 sqrshrun2 v24.16b, v0.8h, #8 1398 0x~~~~~~~~~~~~~~~~ 6f298c36 sqrshrun2 v22.4s, v1.2d, #23 1399 0x~~~~~~~~~~~~~~~~ 6f138ebc sqrshrun2 v28.8h, v21.4s, #13
|
D | log-disasm | 1397 0x~~~~~~~~~~~~~~~~ 6f088c18 sqrshrun2 v24.16b, v0.8h, #8 1398 0x~~~~~~~~~~~~~~~~ 6f298c36 sqrshrun2 v22.4s, v1.2d, #23 1399 0x~~~~~~~~~~~~~~~~ 6f138ebc sqrshrun2 v28.8h, v21.4s, #13
|
D | log-cpufeatures-custom | 1396 0x~~~~~~~~~~~~~~~~ 6f088c18 sqrshrun2 v24.16b, v0.8h, #8 ### {NEON} ### 1397 0x~~~~~~~~~~~~~~~~ 6f298c36 sqrshrun2 v22.4s, v1.2d, #23 ### {NEON} ### 1398 0x~~~~~~~~~~~~~~~~ 6f138ebc sqrshrun2 v28.8h, v21.4s, #13 ### {NEON} ###
|
D | log-cpufeatures | 1396 0x~~~~~~~~~~~~~~~~ 6f088c18 sqrshrun2 v24.16b, v0.8h, #8 // Needs: NEON 1397 0x~~~~~~~~~~~~~~~~ 6f298c36 sqrshrun2 v22.4s, v1.2d, #23 // Needs: NEON 1398 0x~~~~~~~~~~~~~~~~ 6f138ebc sqrshrun2 v28.8h, v21.4s, #13 // Needs: NEON
|
/external/vixl/test/aarch64/ |
D | test-trace-aarch64.cc | 1630 __ sqrshrun2(v24.V16B(), v0.V8H(), 8); in GenerateTestSequenceNEON() local 1631 __ sqrshrun2(v22.V4S(), v1.V2D(), 23); in GenerateTestSequenceNEON() local 1632 __ sqrshrun2(v28.V8H(), v21.V4S(), 13); in GenerateTestSequenceNEON() local
|
/external/vixl/src/aarch64/ |
D | simulator-aarch64.h | 2704 LogicVRegister sqrshrun2(VectorFormat vform,
|
D | assembler-aarch64.h | 3201 void sqrshrun2(const VRegister& vd, const VRegister& vn, int shift);
|