/external/mesa3d/src/intel/compiler/ |
D | brw_vec4.h | 125 src_reg shader_start_time; 176 const src_reg &src0); 178 const src_reg &src0, const src_reg &src1); 180 const src_reg &src0, const src_reg &src1, 181 const src_reg &src2); 187 #define EMIT1(op) vec4_instruction *op(const dst_reg &, const src_reg &); 188 #define EMIT2(op) vec4_instruction *op(const dst_reg &, const src_reg &, const src_reg &); 189 …e EMIT3(op) vec4_instruction *op(const dst_reg &, const src_reg &, const src_reg &, const src_reg … 211 vec4_instruction *CMP(dst_reg dst, src_reg src0, src_reg src1, 213 vec4_instruction *IF(src_reg src0, src_reg src1, [all …]
|
D | brw_vec4_surface_builder.cpp | 34 static src_reg 35 emit_stride(const vec4_builder &bld, const src_reg &src, unsigned size, in emit_stride() 50 return src_reg(dst); in emit_stride() 60 static src_reg 61 emit_insert(const vec4_builder &bld, const src_reg &src, in emit_insert() 65 return src_reg(); in emit_insert() 76 return emit_stride(bld, src_reg(tmp), n, has_simd4x2 ? 1 : 4, 1); in emit_insert() 86 static src_reg 87 emit_extract(const vec4_builder &bld, const src_reg src, in emit_extract() 91 return src_reg(); in emit_extract() [all …]
|
D | brw_vec4_surface_builder.h | 32 src_reg 34 const src_reg &surface, const src_reg &addr, 39 emit_untyped_write(const vec4_builder &bld, const src_reg &surface, 40 const src_reg &addr, const src_reg &src, 44 src_reg 46 const src_reg &surface, const src_reg &addr, 47 const src_reg &src0, const src_reg &src1, 51 src_reg 52 emit_typed_read(const vec4_builder &bld, const src_reg &surface, 53 const src_reg &addr, unsigned dims, unsigned size); [all …]
|
D | test_vec4_cmod_propagation.cpp | 147 src_reg src0 = src_reg(v, glsl_type::float_type); in TEST_F() 148 src_reg src1 = src_reg(v, glsl_type::float_type); in TEST_F() 149 src_reg zero(brw_imm_f(0.0f)); in TEST_F() 154 bld.CMP(dest_null, src_reg(dest), zero, BRW_CONDITIONAL_GE); in TEST_F() 183 src_reg src0 = src_reg(v, glsl_type::float_type); in TEST_F() 184 src_reg src1 = src_reg(v, glsl_type::float_type); in TEST_F() 185 src_reg zero(brw_imm_f(0.0f)); in TEST_F() 189 bld.CMP(dest_null, src_reg(dest), zero, BRW_CONDITIONAL_GE); in TEST_F() 220 src_reg src0 = src_reg(v, glsl_type::float_type); in TEST_F() 221 src_reg zero(brw_imm_f(0.0f)); in TEST_F() [all …]
|
D | brw_vec4_visitor.cpp | 31 const src_reg &src0, const src_reg &src1, in vec4_instruction() 32 const src_reg &src2) in vec4_instruction() 88 vec4_visitor::emit(enum opcode opcode, const dst_reg &dst, const src_reg &src0, in emit() 89 const src_reg &src1, const src_reg &src2) in emit() 96 vec4_visitor::emit(enum opcode opcode, const dst_reg &dst, const src_reg &src0, in emit() 97 const src_reg &src1) in emit() 103 vec4_visitor::emit(enum opcode opcode, const dst_reg &dst, const src_reg &src0) in emit() 122 vec4_visitor::op(const dst_reg &dst, const src_reg &src0) \ 129 vec4_visitor::op(const dst_reg &dst, const src_reg &src0, \ 130 const src_reg &src1) \ [all …]
|
D | brw_vec4_builder.h | 43 typedef brw::src_reg src_reg; typedef 245 emit(enum opcode opcode, const dst_reg &dst, const src_reg &src0) const in emit() 268 emit(enum opcode opcode, const dst_reg &dst, const src_reg &src0, in emit() 269 const src_reg &src1) const in emit() 289 emit(enum opcode opcode, const dst_reg &dst, const src_reg &src0, in emit() 290 const src_reg &src1, const src_reg &src2) const in emit() 335 emit_minmax(const dst_reg &dst, const src_reg &src0, in emit_minmax() 336 const src_reg &src1, brw_conditional_mod mod) const in emit_minmax() 347 src_reg 348 emit_uniformize(const src_reg &src) const in emit_uniformize() [all …]
|
D | test_vec4_register_coalesce.cpp | 129 src_reg something = src_reg(v, glsl_type::float_type); in TEST_F() 138 v->emit(v->MOV(m0, src_reg(temp))); in TEST_F() 148 src_reg something = src_reg(v, glsl_type::float_type); in TEST_F() 160 src_reg src = src_reg(temp); in TEST_F() 174 src_reg some_src_1 = src_reg(v, glsl_type::vec4_type); in TEST_F() 175 src_reg some_src_2 = src_reg(v, glsl_type::vec4_type); in TEST_F() 185 v->emit(v->MOV(m0, src_reg(temp))); in TEST_F() 195 src_reg some_src_1 = src_reg(v, glsl_type::vec4_type); in TEST_F() 196 src_reg some_src_2 = src_reg(v, glsl_type::vec4_type); in TEST_F() 204 v->emit(v->MOV(to, src_reg(temp))); in TEST_F() [all …]
|
D | brw_fs_builder.h | 43 typedef fs_reg src_reg; typedef 235 src_reg 280 emit(enum opcode opcode, const dst_reg &dst, const src_reg &src0) const in emit() 302 emit(enum opcode opcode, const dst_reg &dst, const src_reg &src0, in emit() 303 const src_reg &src1) const in emit() 323 emit(enum opcode opcode, const dst_reg &dst, const src_reg &src0, in emit() 324 const src_reg &src1, const src_reg &src2) const in emit() 347 emit(enum opcode opcode, const dst_reg &dst, const src_reg srcs[], in emit() 383 emit_minmax(const dst_reg &dst, const src_reg &src0, in emit_minmax() 384 const src_reg &src1, brw_conditional_mod mod) const in emit_minmax() [all …]
|
D | brw_ir_vec4.h | 34 class src_reg : public backend_reg 37 DECLARE_RALLOC_CXX_OPERATORS(src_reg) 41 src_reg(enum brw_reg_file file, int nr, const glsl_type *type); 42 src_reg(); 43 src_reg(struct ::brw_reg reg); 45 bool equals(const src_reg &r) const; 47 src_reg(class vec4_visitor *v, const struct glsl_type *type); 48 src_reg(class vec4_visitor *v, const struct glsl_type *type, int size); 50 explicit src_reg(const dst_reg ®); 52 src_reg *reladdr; [all …]
|
D | gen6_gs_visitor.cpp | 64 this->vertex_output = src_reg(this, in emit_prolog() 68 this->vertex_output_offset = src_reg(this, glsl_type::uint_type); in emit_prolog() 82 this->temp = src_reg(this, glsl_type::uint_type); in emit_prolog() 90 this->first_vertex = src_reg(this, glsl_type::uint_type); in emit_prolog() 96 this->prim_count = src_reg(this, glsl_type::uint_type); in emit_prolog() 101 this->destination_indices = src_reg(this, glsl_type::uvec4_type); in emit_prolog() 103 this->sol_prim_written = src_reg(this, glsl_type::uint_type); in emit_prolog() 105 this->svbi = src_reg(this, glsl_type::uvec4_type); in emit_prolog() 107 this->max_svbi = src_reg(this, glsl_type::uvec4_type); in emit_prolog() 109 src_reg(retype(brw_vec1_grf(1, 4), BRW_REGISTER_TYPE_UD)))); in emit_prolog() [all …]
|
D | brw_vec4_nir.cpp | 105 src_reg condition = get_nir_src(if_stmt->condition, BRW_REGISTER_TYPE_D, 1); in nir_emit_if() 189 new(v->mem_ctx) src_reg(v->get_nir_src(*indirect, in dst_reg_for_nir_reg() 224 src_reg 241 src_reg reg_as_src = src_reg(reg); in get_nir_src() 246 src_reg 254 src_reg 261 src_reg 273 return src_reg(); in get_indirect_offset() 279 static src_reg 295 return swizzle(src_reg(dst), BRW_SWIZZLE_XXXX); in setup_imm_df() [all …]
|
D | brw_vec4_tes.cpp | 106 input_read_header = src_reg(this, glsl_type::uvec4_type); in emit_prolog() 149 src_reg(brw_vec8_grf(1, 0)))); in nir_emit_intrinsic() 154 swizzle(src_reg(ATTR, 1, glsl_type::vec4_type), in nir_emit_intrinsic() 158 swizzle(src_reg(ATTR, 1, glsl_type::vec4_type), in nir_emit_intrinsic() 165 swizzle(src_reg(ATTR, 0, glsl_type::vec4_type), in nir_emit_intrinsic() 169 src_reg(ATTR, 1, glsl_type::float_type))); in nir_emit_intrinsic() 179 src_reg indirect_offset = get_indirect_offset(instr); in nir_emit_intrinsic() 181 src_reg header = input_read_header; in nir_emit_intrinsic() 188 header = src_reg(this, glsl_type::uvec4_type); in nir_emit_intrinsic() 199 src_reg src = src_reg(ATTR, imm_offset, src_glsl_type); in nir_emit_intrinsic() [all …]
|
D | gen6_gs_visitor.h | 73 src_reg vertex_output; 74 src_reg vertex_output_offset; 75 src_reg temp; 76 src_reg first_vertex; 77 src_reg prim_count; 78 src_reg primitive_id; 81 src_reg sol_prim_written; 82 src_reg svbi; 83 src_reg max_svbi; 84 src_reg destination_indices;
|
D | brw_vec4_tcs.cpp | 78 invocation_id = src_reg(this, glsl_type::uint_type); in emit_prolog() 119 emit(SHADER_OPCODE_BARRIER, dst_null_ud(), src_reg(header)); in emit_thread_end() 157 const src_reg &vertex_index, in emit_input_urb_read() 160 const src_reg &indirect_offset) in emit_input_urb_read() 173 inst = emit(VEC4_OPCODE_URB_READ, temp, src_reg(header)); in emit_input_urb_read() 183 emit(MOV(dst, swizzle(src_reg(temp), BRW_SWIZZLE_WWWW))); in emit_input_urb_read() 185 src_reg src = src_reg(temp); in emit_input_urb_read() 195 const src_reg &indirect_offset) in emit_output_urb_read() 205 vec4_instruction *read = emit(VEC4_OPCODE_URB_READ, dst, src_reg(header)); in emit_output_urb_read() 213 emit(MOV(dst, swizzle(src_reg(read->dst), in emit_output_urb_read() [all …]
|
D | brw_vec4_tcs.h | 59 const src_reg &vertex_index, 62 const src_reg &indirect_offset); 66 const src_reg &indirect_offset); 68 void emit_urb_write(const src_reg &value, unsigned writemask, 69 unsigned base_offset, const src_reg &indirect_offset); 80 src_reg invocation_id;
|
/external/libaom/libaom/aom_dsp/x86/ |
D | variance_impl_avx2.c | 52 #define MERGE_WITH_SRC(src_reg, reg) \ argument 53 exp_src_lo = _mm256_unpacklo_epi8(src_reg, reg); \ 54 exp_src_hi = _mm256_unpackhi_epi8(src_reg, reg); 58 src_reg = _mm256_loadu_si256((__m256i const *)(src)); \ 61 #define AVG_NEXT_SRC(src_reg, size_stride) \ argument 64 src_reg = _mm256_avg_epu8(src_reg, src_next_reg); 66 #define MERGE_NEXT_SRC(src_reg, size_stride) \ argument 68 MERGE_WITH_SRC(src_reg, src_next_reg) 111 __m256i src_reg, dst_reg, exp_src_lo, exp_src_hi, exp_dst_lo, exp_dst_hi; in aom_sub_pixel_variance32xh_avx2() local 125 MERGE_WITH_SRC(src_reg, zero_reg) in aom_sub_pixel_variance32xh_avx2() [all …]
|
D | sad4d_avx2.c | 20 __m256i src_reg, ref0_reg, ref1_reg, ref2_reg, ref3_reg; in aom_sad32x32x4d_avx2() local 36 src_reg = _mm256_loadu_si256((const __m256i *)src); in aom_sad32x32x4d_avx2() 42 ref0_reg = _mm256_sad_epu8(ref0_reg, src_reg); in aom_sad32x32x4d_avx2() 43 ref1_reg = _mm256_sad_epu8(ref1_reg, src_reg); in aom_sad32x32x4d_avx2() 44 ref2_reg = _mm256_sad_epu8(ref2_reg, src_reg); in aom_sad32x32x4d_avx2() 45 ref3_reg = _mm256_sad_epu8(ref3_reg, src_reg); in aom_sad32x32x4d_avx2() 89 __m256i src_reg, srcnext_reg, ref0_reg, ref0next_reg; in aom_sad64x64x4d_avx2() local 107 src_reg = _mm256_loadu_si256((const __m256i *)src); in aom_sad64x64x4d_avx2() 118 ref0_reg = _mm256_sad_epu8(ref0_reg, src_reg); in aom_sad64x64x4d_avx2() 119 ref1_reg = _mm256_sad_epu8(ref1_reg, src_reg); in aom_sad64x64x4d_avx2() [all …]
|
/external/iproute2/include/ |
D | bpf_util.h | 74 .src_reg = SRC, \ 82 .src_reg = SRC, \ 92 .src_reg = 0, \ 100 .src_reg = 0, \ 110 .src_reg = SRC, \ 118 .src_reg = SRC, \ 128 .src_reg = 0, \ 136 .src_reg = 0, \ 148 .src_reg = SRC, \ 154 .src_reg = 0, \ [all …]
|
/external/mesa3d/src/gallium/drivers/freedreno/ir3/ |
D | ir3_cp.c | 339 struct ir3_register *src_reg = src->regs[1]; in reg_cp() local 347 reg->array = src_reg->array; in reg_cp() 350 reg->instr = ssa(src_reg); in reg_cp() 360 struct ir3_register *src_reg = src->regs[1]; in reg_cp() local 369 instr->regs[n + 1] = lower_immed(ctx, src_reg, new_flags); in reg_cp() 402 if (src_reg->flags & IR3_REG_CONST) { in reg_cp() 406 if ((src_reg->flags & IR3_REG_RELATIV) && in reg_cp() 415 (src_reg->flags & IR3_REG_RELATIV) && in reg_cp() 416 (src_reg->array.offset == 0)) in reg_cp() 419 src_reg = ir3_reg_clone(instr->block->shader, src_reg); in reg_cp() [all …]
|
/external/bcc/src/cc/ |
D | libbpf.h | 131 .src_reg = SRC, \ 139 .src_reg = SRC, \ 149 .src_reg = 0, \ 157 .src_reg = 0, \ 167 .src_reg = SRC, \ 177 .src_reg = 0, \ 189 .src_reg = SRC, \ 195 .src_reg = 0, \ 212 .src_reg = 0, \ 222 .src_reg = SRC, \ [all …]
|
/external/bcc/src/cc/includes/ |
D | libbpf.h | 131 .src_reg = SRC, \ 139 .src_reg = SRC, \ 149 .src_reg = 0, \ 157 .src_reg = 0, \ 167 .src_reg = SRC, \ 177 .src_reg = 0, \ 189 .src_reg = SRC, \ 195 .src_reg = 0, \ 212 .src_reg = 0, \ 222 .src_reg = SRC, \ [all …]
|
/external/mesa3d/src/gallium/drivers/r300/compiler/ |
D | radeon_inline_literals.c | 111 struct rc_src_register * src_reg = in rc_inline_literals() local 114 if (src_reg->File != RC_FILE_CONSTANT) { in rc_inline_literals() 118 &c->Program.Constants.Constants[src_reg->Index]; in rc_inline_literals() 125 swz = GET_SWZ(src_reg->Swizzle, chan); in rc_inline_literals() 138 if (ret == -1 && src_reg->Abs) { in rc_inline_literals() 159 src_reg->File = RC_FILE_INLINE; in rc_inline_literals() 160 src_reg->Index = r300_float; in rc_inline_literals() 161 src_reg->Swizzle = new_swizzle; in rc_inline_literals() 162 src_reg->Negate = src_reg->Negate ^ negate_mask; in rc_inline_literals()
|
/external/mesa3d/src/gallium/drivers/r300/compiler/tests/ |
D | rc_test_helpers.c | 142 struct rc_src_register * src_reg = &inst->U.I.SrcReg[src_index]; in init_rc_normal_src() local 165 src_reg->Negate = RC_MASK_XYZW; in init_rc_normal_src() 170 src_reg->Abs = 1; in init_rc_normal_src() 175 src_reg->File = RC_FILE_TEMPORARY; in init_rc_normal_src() 177 src_reg->File = RC_FILE_INPUT; in init_rc_normal_src() 179 src_reg->File = RC_FILE_CONSTANT; in init_rc_normal_src() 181 src_reg->File = RC_FILE_NONE; in init_rc_normal_src() 186 src_reg->Index = strtol(tokens.Index.String, NULL, 10); in init_rc_normal_src() 194 src_reg->Swizzle = RC_SWIZZLE_XYZW; in init_rc_normal_src() 197 src_reg->Swizzle = RC_MAKE_SWIZZLE_SMEAR(RC_SWIZZLE_UNUSED); in init_rc_normal_src() [all …]
|
/external/mesa3d/src/mesa/program/ |
D | ir_to_mesa.cpp | 61 class src_reg; 68 class src_reg { class 70 src_reg(gl_register_file file, int index, const glsl_type *type) in src_reg() function in __anon8fb3a92c0111::src_reg 82 src_reg() in src_reg() function in __anon8fb3a92c0111::src_reg 91 explicit src_reg(dst_reg reg); 98 src_reg *reladdr; 119 explicit dst_reg(src_reg reg); 125 src_reg *reladdr; 130 src_reg::src_reg(dst_reg reg) in src_reg() function in src_reg 139 dst_reg::dst_reg(src_reg reg) in dst_reg() [all …]
|
/external/libvpx/libvpx/vpx_dsp/x86/ |
D | vpx_subpixel_4t_intrin_sse2.c | 31 __m128i src_reg, src_reg_shift_1, src_reg_shift_2, src_reg_shift_3; in vpx_filter_block1d16_h4_sse2() local 55 src_reg = _mm_loadu_si128((const __m128i *)src_ptr); in vpx_filter_block1d16_h4_sse2() 56 src_reg_shift_1 = _mm_srli_si128(src_reg, 1); in vpx_filter_block1d16_h4_sse2() 57 src_reg_shift_2 = _mm_srli_si128(src_reg, 2); in vpx_filter_block1d16_h4_sse2() 58 src_reg_shift_3 = _mm_srli_si128(src_reg, 3); in vpx_filter_block1d16_h4_sse2() 61 even = mm_madd_add_epi8_sse2(&src_reg, &src_reg_shift_2, &kernel_reg_23, in vpx_filter_block1d16_h4_sse2() 72 src_reg = _mm_loadu_si128((const __m128i *)(src_ptr + 8)); in vpx_filter_block1d16_h4_sse2() 73 src_reg_shift_1 = _mm_srli_si128(src_reg, 1); in vpx_filter_block1d16_h4_sse2() 74 src_reg_shift_2 = _mm_srli_si128(src_reg, 2); in vpx_filter_block1d16_h4_sse2() 75 src_reg_shift_3 = _mm_srli_si128(src_reg, 3); in vpx_filter_block1d16_h4_sse2() [all …]
|