/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/MSP430/ |
D | BranchSelector.ll | 12 store volatile i16 11, i16* @reg, align 2 13 store volatile i16 13, i16* @reg, align 2 14 store volatile i16 17, i16* @reg, align 2 15 store volatile i16 11, i16* @reg, align 2 16 store volatile i16 13, i16* @reg, align 2 17 store volatile i16 17, i16* @reg, align 2 18 store volatile i16 11, i16* @reg, align 2 19 store volatile i16 13, i16* @reg, align 2 20 store volatile i16 17, i16* @reg, align 2 21 store volatile i16 11, i16* @reg, align 2 [all …]
|
/external/e2fsprogs/tests/progs/test_data/ |
D | test.icount | 11 store 0 0 15 store 20001 0 21 # OK, now let's test fetch and store. We also test the boundary cases 25 store 1 1 27 store 1 2 29 store 1 3 31 store 1 1 33 store 1 0 36 store 20000 0 38 store 20000 3 [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/Transforms/LoadStoreVectorizer/AMDGPU/ |
D | merge-stores-private.ll | 1 …mdhsa -mattr=+max-private-element-size-4,-unaligned-scratch-access -load-store-vectorizer -S -o -… 2 …mdhsa -mattr=+max-private-element-size-8,-unaligned-scratch-access -load-store-vectorizer -S -o -… 3 …mdhsa -mattr=+max-private-element-size-16,-unaligned-scratch-access -load-store-vectorizer -S -o -… 4 …mdhsa -mattr=+max-private-element-size-4,+unaligned-scratch-access -load-store-vectorizer -S -o -… 5 …mdhsa -mattr=+max-private-element-size-8,+unaligned-scratch-access -load-store-vectorizer -S -o -… 6 …mdhsa -mattr=+max-private-element-size-16,+unaligned-scratch-access -load-store-vectorizer -S -o -… 10 ; ALIGNED: store i32 11 ; ALIGNED: store i32 12 ; ALIGNED: store i32 13 ; ALIGNED: store i32 [all …]
|
/external/libhevc/common/arm/ |
D | ihevc_padding.s | 122 vst1.8 {d0,d1},[r4]! @128/8 = 16 bytes store 123 vst1.8 {d0,d1},[r4]! @ 16 bytes store 124 vst1.8 {d0,d1},[r4]! @ 16 bytes store 125 vst1.8 {d0,d1},[r4]! @ 16 bytes store 126 vst1.8 {d0,d1},[r4] @ 16 bytes store 130 vst1.8 {d2,d3},[r5]! @128/8 = 16 bytes store 131 vst1.8 {d2,d3},[r5]! @128/8 = 16 bytes store 132 vst1.8 {d2,d3},[r5]! @128/8 = 16 bytes store 133 vst1.8 {d2,d3},[r5]! @128/8 = 16 bytes store 134 vst1.8 {d2,d3},[r5] @128/8 = 16 bytes store [all …]
|
/external/llvm/test/Transforms/DeadStoreElimination/ |
D | atomic.ll | 15 ; DSE across unordered store (allowed) 18 ; CHECK-NOT: store i32 0 19 ; CHECK: store i32 1 20 store i32 0, i32* @x 21 store atomic i32 0, i32* @y unordered, align 4 22 store i32 1, i32* @x 26 ; DSE remove unordered store (allowed) 29 ; CHECK-NOT: store atomic 30 ; CHECK: store i32 1 31 store atomic i32 0, i32* @x unordered, align 4 [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/Transforms/DeadStoreElimination/ |
D | atomic.ll | 15 ; DSE across unordered store (allowed) 18 ; CHECK-NOT: store i32 0 19 ; CHECK: store i32 1 20 store i32 0, i32* @x 21 store atomic i32 0, i32* @y unordered, align 4 22 store i32 1, i32* @x 26 ; DSE remove unordered store (allowed) 29 ; CHECK-NOT: store atomic 30 ; CHECK: store i32 1 31 store atomic i32 0, i32* @x unordered, align 4 [all …]
|
/external/jacoco/org.jacoco.core.test/src/org/jacoco/core/data/ |
D | ExecutionDataStoreTest.java | 36 private ExecutionDataStore store; field in ExecutionDataStoreTest 42 store = new ExecutionDataStore(); in setup() 48 assertNull(store.get(123)); in testEmpty() 49 assertFalse(store.contains("org/jacoco/example/Foo")); in testEmpty() 50 store.accept(this); in testEmpty() 57 store.put(new ExecutionData(1000, "Sample", probes)); in testPut() 58 final ExecutionData data = store.get(1000); in testPut() 60 assertTrue(store.contains("Sample")); in testPut() 61 store.accept(this); in testPut() 69 store.put(new ExecutionData(1000, "Sample0", probes)); in testReentrantAccept() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/Analysis/CostModel/AArch64/ |
D | store.ll | 2 ; RUN: opt < %s -cost-model -analyze -mtriple=aarch64-unknown -mattr=slow-misaligned-128store | Fil… 12 ; CHECK: cost of 2 for {{.*}} store <4 x i64> 13 ; SLOW_MISALIGNED_128_STORE: cost of 24 for {{.*}} store <4 x i64> 14 store <4 x i64> undef, <4 x i64> * undef 15 ; CHECK-NEXT: cost of 2 for {{.*}} store <8 x i32> 16 ; SLOW_MISALIGNED_128_STORE-NEXT: cost of 24 for {{.*}} store <8 x i32> 17 store <8 x i32> undef, <8 x i32> * undef 18 ; CHECK-NEXT: cost of 2 for {{.*}} store <16 x i16> 19 ; SLOW_MISALIGNED_128_STORE-NEXT: cost of 24 for {{.*}} store <16 x i16> 20 store <16 x i16> undef, <16 x i16> * undef [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Mips/ |
D | dagcombine-store-gep-chain-slow.ll | 16 store i32 %e4, i32* %e4.addr, align 4 18 store i8 %call, i8* %simd, align 1 21 store i8 32, i8* %arrayinit.begin, align 1 24 store i8 %a2, i8* %arrayinit.element, align 1 26 store i8 -3, i8* %arrayinit.element1, align 1 28 store i8 0, i8* %arrayinit.element2, align 1 30 store i8 33, i8* %arrayinit.element3, align 1 33 store i8 %a3, i8* %arrayinit.element4, align 1 35 store i8 32, i8* %arrayinit.element5, align 1 38 store i8 %a4, i8* %arrayinit.element6, align 1 [all …]
|
/external/mesa3d/src/mesa/tnl/ |
D | t_vb_vertex.c | 140 struct vertex_stage_data *store = (struct vertex_stage_data *)stage->privatePtr; in run_vertex_stage() local 156 VB->EyePtr = TransformRaw( &store->eye, in run_vertex_stage() 161 VB->ClipPtr = TransformRaw( &store->clip, in run_vertex_stage() 184 store->ormask = 0; in run_vertex_stage() 185 store->andmask = CLIP_FRUSTUM_BITS; in run_vertex_stage() 190 &store->proj, in run_vertex_stage() 191 store->clipmask, in run_vertex_stage() 192 &store->ormask, in run_vertex_stage() 193 &store->andmask, in run_vertex_stage() 200 store->clipmask, in run_vertex_stage() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/SystemZ/ |
D | int-conv-11.ll | 110 store volatile i32 %val0, i32 *%ptr 111 store volatile i32 %val1, i32 *%ptr 112 store volatile i32 %val2, i32 *%ptr 113 store volatile i32 %val3, i32 *%ptr 114 store volatile i32 %val4, i32 *%ptr 115 store volatile i32 %val5, i32 *%ptr 116 store volatile i32 %val6, i32 *%ptr 117 store volatile i32 %val7, i32 *%ptr 118 store volatile i32 %val8, i32 *%ptr 119 store volatile i32 %val9, i32 *%ptr [all …]
|
D | fp-conv-17.mir | 39 store volatile float %val0, float* %ptr2 40 store volatile float %val1, float* %ptr2 41 store volatile float %val2, float* %ptr2 42 store volatile float %val3, float* %ptr2 43 store volatile float %val4, float* %ptr2 44 store volatile float %val5, float* %ptr2 45 store volatile float %val6, float* %ptr2 46 store volatile float %val7, float* %ptr2 47 store volatile float %val8, float* %ptr2 48 store volatile float %val9, float* %ptr2 [all …]
|
D | spill-01.ll | 57 store i32 %val0, i32 *%ptr0 58 store i32 %val1, i32 *%ptr1 59 store i32 %val2, i32 *%ptr2 60 store i32 %val3, i32 *%ptr3 61 store i32 %val4, i32 *%ptr4 62 store i32 %val5, i32 *%ptr5 63 store i32 %val6, i32 *%ptr6 68 ; Test a case where at least one i32 load and at least one i32 store 97 store i32 %val0, i32 *%ptr0 98 store i32 %val1, i32 *%ptr1 [all …]
|
/external/llvm/test/CodeGen/SystemZ/ |
D | int-conv-11.ll | 110 store volatile i32 %val0, i32 *%ptr 111 store volatile i32 %val1, i32 *%ptr 112 store volatile i32 %val2, i32 *%ptr 113 store volatile i32 %val3, i32 *%ptr 114 store volatile i32 %val4, i32 *%ptr 115 store volatile i32 %val5, i32 *%ptr 116 store volatile i32 %val6, i32 *%ptr 117 store volatile i32 %val7, i32 *%ptr 118 store volatile i32 %val8, i32 *%ptr 119 store volatile i32 %val9, i32 *%ptr [all …]
|
D | spill-01.ll | 57 store i32 %val0, i32 *%ptr0 58 store i32 %val1, i32 *%ptr1 59 store i32 %val2, i32 *%ptr2 60 store i32 %val3, i32 *%ptr3 61 store i32 %val4, i32 *%ptr4 62 store i32 %val5, i32 *%ptr5 63 store i32 %val6, i32 *%ptr6 68 ; Test a case where at least one i32 load and at least one i32 store 97 store i32 %val0, i32 *%ptr0 98 store i32 %val1, i32 *%ptr1 [all …]
|
/external/swiftshader/third_party/LLVM/test/Transforms/DeadStoreElimination/ |
D | atomic.ll | 15 ; DSE across unordered store (allowed) 18 ; CHECK-NOT: store i32 0 19 ; CHECK: store i32 1 21 store i32 0, i32* @x 22 store atomic i32 0, i32* @y unordered, align 4 23 store i32 1, i32* @x 30 ; CHECK: store i32 0 31 ; CHECK: store i32 1 33 store i32 0, i32* @x 35 store i32 1, i32* @x [all …]
|
/external/llvm/test/CodeGen/AMDGPU/ |
D | cf-stack-bug.ll | 45 br i1 %1, label %if.2, label %if.store.1 47 if.store.1: 48 store i32 1, i32 addrspace(1)* %out 53 br i1 %2, label %if.3, label %if.2.store 55 if.2.store: 56 store i32 2, i32 addrspace(1)* %out 60 store i32 3, i32 addrspace(1)* %out 78 br i1 %1, label %if.2, label %if.1.store 80 if.1.store: 81 store i32 1, i32 addrspace(1)* %out [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/ARM/ |
D | arm-storebytesmerge.ll | 108 store i8 -118, i8* %v190, align 1 110 store i8 -117, i8* %v191, align 1 112 store i8 -116, i8* %v192, align 1 114 store i8 -115, i8* %v193, align 1 116 store i8 -114, i8* %v194, align 1 118 store i8 -113, i8* %v195, align 1 120 store i8 -112, i8* %v196, align 1 122 store i8 -111, i8* %v197, align 1 124 store i8 -110, i8* %v198, align 1 126 store i8 -109, i8* %v199, align 1 [all …]
|
/external/swiftshader/third_party/LLVM/test/CodeGen/Generic/ |
D | APIntZextParam.ll | 260 store i1 %x, i1* @i1_s 265 store i2 %x, i2* @i2_s 270 store i3 %x, i3* @i3_s 275 store i4 %x, i4* @i4_s 280 store i5 %x, i5* @i5_s 285 store i6 %x, i6* @i6_s 290 store i7 %x, i7* @i7_s 295 store i8 %x, i8* @i8_s 300 store i9 %x, i9* @i9_s 305 store i10 %x, i10* @i10_s [all …]
|
D | APIntParam.ll | 260 store i1 %x, i1* @i1_s 265 store i2 %x, i2* @i2_s 270 store i3 %x, i3* @i3_s 275 store i4 %x, i4* @i4_s 280 store i5 %x, i5* @i5_s 285 store i6 %x, i6* @i6_s 290 store i7 %x, i7* @i7_s 295 store i8 %x, i8* @i8_s 300 store i9 %x, i9* @i9_s 305 store i10 %x, i10* @i10_s [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Generic/ |
D | APIntSextParam.ll | 260 store i1 %x, i1* @i1_s 265 store i2 %x, i2* @i2_s 270 store i3 %x, i3* @i3_s 275 store i4 %x, i4* @i4_s 280 store i5 %x, i5* @i5_s 285 store i6 %x, i6* @i6_s 290 store i7 %x, i7* @i7_s 295 store i8 %x, i8* @i8_s 300 store i9 %x, i9* @i9_s 305 store i10 %x, i10* @i10_s [all …]
|
D | APIntZextParam.ll | 260 store i1 %x, i1* @i1_s 265 store i2 %x, i2* @i2_s 270 store i3 %x, i3* @i3_s 275 store i4 %x, i4* @i4_s 280 store i5 %x, i5* @i5_s 285 store i6 %x, i6* @i6_s 290 store i7 %x, i7* @i7_s 295 store i8 %x, i8* @i8_s 300 store i9 %x, i9* @i9_s 305 store i10 %x, i10* @i10_s [all …]
|
/external/llvm/test/CodeGen/Generic/ |
D | APIntSextParam.ll | 260 store i1 %x, i1* @i1_s 265 store i2 %x, i2* @i2_s 270 store i3 %x, i3* @i3_s 275 store i4 %x, i4* @i4_s 280 store i5 %x, i5* @i5_s 285 store i6 %x, i6* @i6_s 290 store i7 %x, i7* @i7_s 295 store i8 %x, i8* @i8_s 300 store i9 %x, i9* @i9_s 305 store i10 %x, i10* @i10_s [all …]
|
D | APIntParam.ll | 260 store i1 %x, i1* @i1_s 265 store i2 %x, i2* @i2_s 270 store i3 %x, i3* @i3_s 275 store i4 %x, i4* @i4_s 280 store i5 %x, i5* @i5_s 285 store i6 %x, i6* @i6_s 290 store i7 %x, i7* @i7_s 295 store i8 %x, i8* @i8_s 300 store i9 %x, i9* @i9_s 305 store i10 %x, i10* @i10_s [all …]
|
D | APIntZextParam.ll | 260 store i1 %x, i1* @i1_s 265 store i2 %x, i2* @i2_s 270 store i3 %x, i3* @i3_s 275 store i4 %x, i4* @i4_s 280 store i5 %x, i5* @i5_s 285 store i6 %x, i6* @i6_s 290 store i7 %x, i7* @i7_s 295 store i8 %x, i8* @i8_s 300 store i9 %x, i9* @i9_s 305 store i10 %x, i10* @i10_s [all …]
|