Home
last modified time | relevance | path

Searched refs:sub_div (Results 1 – 1 of 1) sorted by relevance

/external/u-boot/arch/arm/mach-exynos/
Dclock.c368 unsigned int src = 0, div = 0, sub_div = 0; in exynos5_get_periph_rate() local
390 div = sub_div = readl(&clk->div_mau); in exynos5_get_periph_rate()
394 div = sub_div = readl(&clk->div_peric1); in exynos5_get_periph_rate()
398 div = sub_div = readl(&clk->div_peric2); in exynos5_get_periph_rate()
403 div = sub_div = readl(&clk->sclk_div_isp); in exynos5_get_periph_rate()
408 div = sub_div = readl(&clk->div_fsys1); in exynos5_get_periph_rate()
413 div = sub_div = readl(&clk->div_fsys2); in exynos5_get_periph_rate()
425 sub_div = readl(&clk->div_top0); in exynos5_get_periph_rate()
456 sub_div = (sub_div >> bit_info->prediv_bit) in exynos5_get_periph_rate()
460 return (sclk / (div + 1)) / (sub_div + 1); in exynos5_get_periph_rate()
[all …]