| /external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/ARC/ |
| D | compact.txt | 348 # CHECK: sub_s %r1, %r0, 4
351 # CHECK: sub_s.ne %r0, %r0, %r0
354 # CHECK: sub_s %r0, %r0, %r1
357 # CHECK: sub_s %r0, %r0, 16
360 # CHECK: sub_s %sp, %sp, 64
363 # CHECK: sub_s %r0, %r1, %r2
|
| /external/swiftshader/third_party/LLVM/test/CodeGen/Generic/ |
| D | print-arith-fp.ll | 33 %sub_s = getelementptr [12 x i8]* @sub_str, i64 0, i64 0 ; <i8*> [#uses=1]
38 call i32 (i8*, ...)* @printf( i8* %sub_s, double %sub_r ) ; <i32>:4 [#uses=0]
|
| D | print-arith-int.ll | 38 %sub_s = getelementptr [12 x i8]* @sub_str, i64 0, i64 0 ; <i8*> [#uses=1]
43 call i32 (i8*, ...)* @printf( i8* %sub_s, i32 %sub_r ) ; <i32>:4 [#uses=0]
|
| /external/llvm/test/CodeGen/Generic/ |
| D | print-arith-fp.ll | 33 %sub_s = getelementptr [12 x i8], [12 x i8]* @sub_str, i64 0, i64 0 ; <i8*> [#uses=1]
38 call i32 (i8*, ...) @printf( i8* %sub_s, double %sub_r ) ; <i32>:4 [#uses=0]
|
| D | print-arith-int.ll | 38 %sub_s = getelementptr [12 x i8], [12 x i8]* @sub_str, i64 0, i64 0 ; <i8*> [#uses=1]
43 call i32 (i8*, ...) @printf( i8* %sub_s, i32 %sub_r ) ; <i32>:4 [#uses=0]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Generic/ |
| D | print-arith-fp.ll | 33 %sub_s = getelementptr [12 x i8], [12 x i8]* @sub_str, i64 0, i64 0 ; <i8*> [#uses=1]
38 call i32 (i8*, ...) @printf( i8* %sub_s, double %sub_r ) ; <i32>:4 [#uses=0]
|
| D | print-arith-int.ll | 38 %sub_s = getelementptr [12 x i8], [12 x i8]* @sub_str, i64 0, i64 0 ; <i8*> [#uses=1]
43 call i32 (i8*, ...) @printf( i8* %sub_s, i32 %sub_r ) ; <i32>:4 [#uses=0]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARC/ |
| D | ARCInstrInfo.td | 419 def SP_SUB_SP_S : F16_SP_OPS_bconst<0b001, "sub_s">;
489 def SUB_S_rrr : F16_LD_SUB<0b1, "sub_s\t$a, $b, $c">;
604 def SUB_S_ru3 : F16_ADD_IMM<0b01,"sub_s">;
614 def SUB_S_ru5 : F16_SH_SUB_BIT_DST<0b011,"sub_s">;
720 def GEN_SUB_S : F16_GEN_DOP<0x02, "sub_s">;
772 def GEN_SUB_S_NE : F16_GEN_SOP<0x6, "sub_s.ne\t$b, $b, $b">;
|
| /external/swiftshader/third_party/subzero/src/ |
| D | IceAssemblerMIPS32.h | 285 void sub_s(const Operand *OpFd, const Operand *OpFs, const Operand *OpFt);
|
| D | IceInstMIPS32.cpp | 1175 Asm->sub_s(getDest(), getSrc(0), getSrc(1)); in emitIAS()
|
| D | IceAssemblerMIPS32.cpp | 1056 void AssemblerMIPS32::sub_s(const Operand *OpFd, const Operand *OpFs, in sub_s() function in Ice::MIPS32::AssemblerMIPS32
|
| /external/v8/src/wasm/baseline/mips64/ |
| D | liftoff-assembler-mips64.h | 710 FP_BINOP(f32_sub, sub_s) in FP_BINOP()
|
| /external/v8/src/wasm/baseline/mips/ |
| D | liftoff-assembler-mips.h | 815 FP_BINOP(f32_sub, sub_s) in FP_BINOP()
|
| /external/v8/src/mips64/ |
| D | macro-assembler-mips64.cc | 2375 sub_s(scratch, fs, scratch); in Trunc_uw_s()
2476 sub_s(scratch, fs, scratch); in Trunc_ul_s()
2639 sub_s(fd, scratch, fr); in Msub_s()
|
| D | assembler-mips64.h | 1053 void sub_s(FPURegister fd, FPURegister fs, FPURegister ft);
|
| D | assembler-mips64.cc | 3147 void Assembler::sub_s(FPURegister fd, FPURegister fs, FPURegister ft) { in sub_s() function in v8::internal::Assembler
|
| /external/v8/src/mips/ |
| D | macro-assembler-mips.cc | 1937 sub_s(scratch, fs, scratch); in Trunc_uw_s()
2120 sub_s(fd, scratch, fr); in Msub_s()
|
| D | assembler-mips.h | 982 void sub_s(FPURegister fd, FPURegister fs, FPURegister ft);
|
| D | assembler-mips.cc | 2755 void Assembler::sub_s(FPURegister fd, FPURegister fs, FPURegister ft) { in sub_s() function in v8::internal::Assembler
|
| /external/v8/src/compiler/mips/ |
| D | code-generator-mips.cc | 1135 __ sub_s(i.OutputDoubleRegister(), i.InputDoubleRegister(0), in AssembleArchInstruction() local
|
| /external/v8/src/compiler/mips64/ |
| D | code-generator-mips64.cc | 1274 __ sub_s(i.OutputDoubleRegister(), i.InputDoubleRegister(0), in AssembleArchInstruction() local
|