Home
last modified time | relevance | path

Searched refs:timing_cfg_6 (Results 1 – 6 of 6) sorted by relevance

/external/u-boot/board/freescale/ls1043ardb/
Dddr.h89 .timing_cfg_6 = 0,
/external/u-boot/include/
Dfsl_immap.h52 u32 timing_cfg_6; /* SDRAM Timing Configuration 6 */ member
Dfsl_ddr_sdram.h279 unsigned int timing_cfg_6; member
/external/u-boot/drivers/ddr/fsl/
Dfsl_ddr_gen4.c161 ddr_out32(&ddr->timing_cfg_6, regs->timing_cfg_6); in fsl_ddr_set_memctl_regs()
Dctrl_regs.c1985 ddr->timing_cfg_6 = (0 in set_timing_cfg_6()
1992 debug("FSLDDR: timing_cfg_6 = 0x%08x\n", ddr->timing_cfg_6); in set_timing_cfg_6()
Dinteractive.c661 CFG_REGS(timing_cfg_6), in print_fsl_memctl_config_regs()
752 CFG_REGS(timing_cfg_6), in fsl_ddr_regs_edit()