/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/ |
D | micromips-trap-instructions.s | 22 # CHECK-EL: tltiu $9, 17767 # encoding: [0x49,0x41,0x67,0x45] 37 # CHECK-EB: tltiu $9, 17767 # encoding: [0x41,0x49,0x45,0x67] 49 tltiu $9, 17767
|
D | mips-control-instructions.s | 36 # CHECK32: tltiu $3, 255 # encoding: [0x04,0x6b,0x00,0xff] 71 # CHECK64: tltiu $3, 255 # encoding: [0x04,0x6b,0x00,0xff] 105 tltiu $3,255
|
/external/llvm/test/MC/Mips/ |
D | micromips-trap-instructions.s | 22 # CHECK-EL: tltiu $9, 17767 # encoding: [0x49,0x41,0x67,0x45] 37 # CHECK-EB: tltiu $9, 17767 # encoding: [0x41,0x49,0x45,0x67] 49 tltiu $9, 17767
|
D | mips-control-instructions.s | 32 # CHECK32: tltiu $3, 255 # encoding: [0x04,0x6b,0x00,0xff] 63 # CHECK64: tltiu $3, 255 # encoding: [0x04,0x6b,0x00,0xff] 97 tltiu $3,255
|
/external/capstone/suite/MC/Mips/ |
D | micromips-trap-instructions.s.cs | 12 0x49,0x41,0x67,0x45 = tltiu $9, 17767
|
D | micromips-trap-instructions-EB.s.cs | 12 0x41,0x49,0x45,0x67 = tltiu $9, 17767
|
D | mips-control-instructions-64.s.cs | 30 0x04,0x6b,0x00,0xff = tltiu $3, 255
|
D | mips-control-instructions.s.cs | 30 0x04,0x6b,0x00,0xff = tltiu $3, 255
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips64r6/ |
D | invalid-mips3.s | 28 …tltiu $ra,-5076 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
D | invalid-mips2.s | 38 …tltiu $ra,-5076 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
D | invalid-mips64.s | 49 …tltiu $ra,-5076 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
/external/llvm/test/MC/Mips/mips64r6/ |
D | invalid-mips3.s | 28 …tltiu $ra,-5076 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
D | invalid-mips2.s | 38 …tltiu $ra,-5076 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
D | invalid-mips64.s | 49 …tltiu $ra,-5076 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips32r6/ |
D | invalid-mips2.s | 35 …tltiu $ra,-5076 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
/external/llvm/test/MC/Mips/mips32r6/ |
D | invalid-mips2.s | 35 …tltiu $ra,-5076 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips2/ |
D | valid.s | 242 … tltiu $ra, -5076 # CHECK: tltiu $ra, -5076 # encoding: [0x07,0xeb,0xec,0x2c]
|
/external/llvm/test/MC/Mips/mips1/ |
D | invalid-mips2.s | 40 …tltiu $ra,-5076 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU featur…
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips1/ |
D | invalid-mips2.s | 40 …tltiu $ra,-5076 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU featur…
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips3/ |
D | valid.s | 305 … tltiu $ra, -5076 # CHECK: tltiu $ra, -5076 # encoding: [0x07,0xeb,0xec,0x2c]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips32/ |
D | valid.s | 304 … tltiu $ra, -5076 # CHECK: tltiu $ra, -5076 # encoding: [0x07,0xeb,0xec,0x2c]
|
/external/llvm/test/MC/Mips/mips2/ |
D | valid.s | 167 tltiu $ra,-5076
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips32r5/ |
D | valid.s | 358 … tltiu $ra, -5076 # CHECK: tltiu $ra, -5076 # encoding: [0x07,0xeb,0xec,0x2c]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips32r3/ |
D | valid.s | 357 … tltiu $ra, -5076 # CHECK: tltiu $ra, -5076 # encoding: [0x07,0xeb,0xec,0x2c]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/micromips/ |
D | valid.s | 256 tltiu $9, 17767 # CHECK: tltiu $9, 17767 # encoding: [0x41,0x49,0x45,0x67] label
|