Home
last modified time | relevance | path

Searched refs:uniform_bo (Results 1 – 9 of 9) sorted by relevance

/external/mesa3d/src/gallium/drivers/nouveau/nvc0/
Dnvc0_compute.c119 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(5)); in nvc0_screen_compute_setup()
120 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(5)); in nvc0_screen_compute_setup()
200 struct nouveau_bo *bo = nvc0->screen->uniform_bo; in nvc0_compute_validate_constbufs()
257 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(5)); in nvc0_compute_validate_driverconst()
258 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(5)); in nvc0_compute_validate_driverconst()
275 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s)); in nvc0_compute_validate_buffers()
276 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s)); in nvc0_compute_validate_buffers()
392 struct nouveau_bo *bo = screen->uniform_bo; in nvc0_compute_upload_input()
411 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(5)); in nvc0_compute_upload_input()
412 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(5)); in nvc0_compute_upload_input()
Dnve4_compute.c142 address = screen->uniform_bo->offset + NVC0_CB_AUX_INFO(5); in nve4_screen_compute_setup()
240 address = screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s); in gm107_compute_validate_surfaces()
268 address = nvc0->screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s); in nve4_compute_validate_surfaces()
342 address = screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s); in nve4_compute_set_tex_handles()
372 struct nouveau_bo *bo = nvc0->screen->uniform_bo; in nve4_compute_validate_constbufs()
393 = nvc0->screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s); in nve4_compute_validate_constbufs()
429 address = nvc0->screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s); in nve4_compute_validate_buffers()
498 address = screen->uniform_bo->offset + NVC0_CB_AUX_INFO(5); in nve4_compute_upload_input()
502 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_USR_INFO(5)); in nve4_compute_upload_input()
503 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_USR_INFO(5)); in nve4_compute_upload_input()
[all …]
Dnvc0_state_validate.c203 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(4)); in nvc0_validate_fb()
204 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(4)); in nvc0_validate_fb()
378 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s)); in nvc0_upload_uclip_planes()
379 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s)); in nvc0_upload_uclip_planes()
485 struct nouveau_bo *bo = nvc0->screen->uniform_bo; in nvc0_constbufs_validate()
548 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s)); in nvc0_validate_buffers()
549 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s)); in nvc0_validate_buffers()
628 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(i)); in nvc0_validate_driverconst()
629 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(i)); in nvc0_validate_driverconst()
779 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(4)); in nvc0_validate_fbread()
[all …]
Dnvc0_screen.c564 nouveau_bo_ref(NULL, &screen->uniform_bo); in nvc0_screen_destroy()
1059 &screen->uniform_bo); in nvc0_screen_create()
1063 PUSH_REFN (push, screen->uniform_bo, NV_VRAM_DOMAIN(&screen->base) | NOUVEAU_BO_WR); in nvc0_screen_create()
1068 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_RUNOUT_INFO); in nvc0_screen_create()
1069 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_AUX_RUNOUT_INFO); in nvc0_screen_create()
1077 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_RUNOUT_INFO); in nvc0_screen_create()
1078 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_AUX_RUNOUT_INFO); in nvc0_screen_create()
1240 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(i)); in nvc0_screen_create()
1241 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(i)); in nvc0_screen_create()
Dnvc0_tex.c751 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s)); in nve4_set_tex_handles()
752 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s)); in nve4_set_tex_handles()
1195 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s)); in nvc0_validate_suf()
1196 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s)); in nvc0_validate_suf()
1256 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(stage)); in gm107_validate_surfaces()
1257 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(stage)); in gm107_validate_surfaces()
1279 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s)); in nve4_update_surface_bindings()
1280 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s)); in nve4_update_surface_bindings()
1337 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s)); in nve4_create_image_handle()
1338 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s)); in nve4_create_image_handle()
Dnvc0_screen.h71 struct nouveau_bo *uniform_bo; member
Dnvc0_vbo.c820 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(0)); in nvc0_draw_indirect()
821 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(0)); in nvc0_draw_indirect()
991 PUSH_DATAh(push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(0)); in nvc0_draw_vbo()
992 PUSH_DATA (push, screen->uniform_bo->offset + NVC0_CB_AUX_INFO(0)); in nvc0_draw_vbo()
Dnvc0_context.c453 BCTX_REFN_bo(nvc0->bufctx_3d, 3D_SCREEN, flags, screen->uniform_bo); in nvc0_create()
457 BCTX_REFN_bo(nvc0->bufctx_cp, CP_SCREEN, flags, screen->uniform_bo); in nvc0_create()
Dnvc0_query_hw_sm.c2504 address = screen->uniform_bo->offset + NVC0_CB_AUX_INFO(s); in nvc0_hw_sm_upload_input()