/external/v8/src/arm64/ |
D | macro-assembler-arm64.h | 1102 const VRegister& vn3, const VRegister& vm) { in Tbl() argument 1104 tbl(vd, vn, vn2, vn3, vm); in Tbl() 1107 const VRegister& vn3, const VRegister& vn4, const VRegister& vm) { in Tbl() argument 1109 tbl(vd, vn, vn2, vn3, vn4, vm); in Tbl() 1514 const VRegister& vn3, const VRegister& vm) { in Tbx() argument 1516 tbx(vd, vn, vn2, vn3, vm); in Tbx() 1519 const VRegister& vn3, const VRegister& vn4, const VRegister& vm) { in Tbx() argument 1521 tbx(vd, vn, vn2, vn3, vn4, vm); in Tbx()
|
D | assembler-arm64.cc | 2548 const VRegister& vn2, const VRegister& vn3, in tbl() argument 2551 USE(vn3); in tbl() 2552 DCHECK(AreSameFormat(vn, vn2, vn3)); in tbl() 2553 DCHECK(AreConsecutive(vn, vn2, vn3)); in tbl() 2558 const VRegister& vn2, const VRegister& vn3, in tbl() argument 2561 USE(vn3); in tbl() 2563 DCHECK(AreSameFormat(vn, vn2, vn3, vn4)); in tbl() 2564 DCHECK(AreConsecutive(vn, vn2, vn3, vn4)); in tbl() 2582 const VRegister& vn2, const VRegister& vn3, in tbx() argument 2585 USE(vn3); in tbx() [all …]
|
D | assembler-arm64.h | 2805 const VRegister& vn3, const VRegister& vm); 2809 const VRegister& vn3, const VRegister& vn4, const VRegister& vm); 2820 const VRegister& vn3, const VRegister& vm); 2824 const VRegister& vn3, const VRegister& vn4, const VRegister& vm);
|
/external/vixl/src/aarch64/ |
D | assembler-aarch64.cc | 349 const VRegister& vn3, in tbl() argument 351 USE(vn2, vn3); in tbl() 353 VIXL_ASSERT(AreSameFormat(vn, vn2, vn3)); in tbl() 354 VIXL_ASSERT(AreConsecutive(vn, vn2, vn3)); in tbl() 362 const VRegister& vn3, in tbl() argument 365 USE(vn2, vn3, vn4); in tbl() 367 VIXL_ASSERT(AreSameFormat(vn, vn2, vn3, vn4)); in tbl() 368 VIXL_ASSERT(AreConsecutive(vn, vn2, vn3, vn4)); in tbl() 396 const VRegister& vn3, in tbx() argument 398 USE(vn2, vn3); in tbx() [all …]
|
D | macro-assembler-aarch64.h | 2363 const VRegister& vn3, in Tbl() argument 2367 tbl(vd, vn, vn2, vn3, vm); in Tbl() 2372 const VRegister& vn3, in Tbl() argument 2377 tbl(vd, vn, vn2, vn3, vn4, vm); in Tbl() 2395 const VRegister& vn3, in Tbx() argument 2399 tbx(vd, vn, vn2, vn3, vm); in Tbx() 2404 const VRegister& vn3, in Tbx() argument 2409 tbx(vd, vn, vn2, vn3, vn4, vm); in Tbx()
|
D | assembler-aarch64.h | 577 const VRegister& vn3, 584 const VRegister& vn3, 601 const VRegister& vn3, 608 const VRegister& vn3,
|
/external/vixl/doc/aarch64/ |
D | supported-instructions-aarch64.md | 3629 const VRegister& vn3, 3648 const VRegister& vn3, 3669 const VRegister& vn3, 3688 const VRegister& vn3,
|
/external/honggfuzz/examples/apache-httpd/corpus_http1/ |
D | 5bc4aee5f75ba9b538f8037d0e2a0868.00009f0f.honggfuzz.cov | 94 …�wx.+�'G�0�;�0� نK��m����>x�}=fn����?_�0�e�O��-�~5�2=���W�� �7�d�vn3ۊ�Q5/��̉�����BKT��…
|
/external/honggfuzz/examples/apache-httpd/corpus_http2/ |
D | 5bc4aee5f75ba9b538f8037d0e2a0868.00009f0f.honggfuzz.cov | 94 …�wx.+�'G�0�;�0� نK��m����>x�}=fn����?_�0�e�O��-�~5�2=���W�� �7�d�vn3ۊ�Q5/��̉�����BKT��…
|
D | 7f3d299bf00360b217baf433ef7b6eba.0001fec7.honggfuzz.cov | 335 …�wx.+�'G�0�;�0� نK��m����>x�}=fn����?_�0�e�O��-�~5�2=���W�� �7�d�vn3ۊ�Q5/��̉�����BKT��…
|