Home
last modified time | relevance | path

Searched refs:waitcnt (Results 1 – 25 of 34) sorted by relevance

12

/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/
Dwaitcnt-no-redundant.mir3 # Check that the waitcnt pass does *not* insert a redundant waitcnt instr.
7 # CHECK-LABEL: name: waitcnt-no-redundant
13 name: waitcnt-no-redundant
Dwaitcnt-debug.mir5 # RUN: llc -mtriple=amdgcn -verify-machineinstrs -run-pass si-insert-waitcnts -amdgpu-waitcnt-force…
7 # check that the waitcnt pass options that force insertion of waitcnt instructions are working as e…
10 # GCN-LABEL: name: waitcnt-debug
33 name: waitcnt-debug
Dwaitcnt-loop-single-basic-block.mir3 # Check that the waitcnt propogates info in the case of a single basic block loop
5 # GCN-LABEL: waitcnt-loop-single-basic-block
13 name: waitcnt-loop-single-basic-block
Dwaitcnt-back-edge-loop.mir3 # GCN-LABEL: waitcnt-back-edge-loop
9 name: waitcnt-back-edge-loop
62 # GCN-LABEL: name: waitcnt-multiple-back-edges{{$}}
67 name: waitcnt-multiple-back-edges
Dwaitcnt-permute.mir4 # CHECK-LABEL: name: waitcnt-permute{{$}}
8 name: waitcnt-permute
Dllvm.amdgcn.s.waitcnt.ll12 call void @llvm.amdgcn.s.waitcnt(i32 3840) ; 0xf00
28 call void @llvm.amdgcn.s.waitcnt(i32 3840) ; 0xf00
34 declare void @llvm.amdgcn.s.waitcnt(i32) #0
Dllvm.amdgcn.s.dcache.wb.ll4 declare void @llvm.amdgcn.s.waitcnt(i32) #0
21 call void @llvm.amdgcn.s.waitcnt(i32 127)
Dllvm.amdgcn.s.dcache.wb.vol.ll4 declare void @llvm.amdgcn.s.waitcnt(i32) #0
21 call void @llvm.amdgcn.s.waitcnt(i32 127)
Dllvm.amdgcn.s.dcache.inv.vol.ll5 declare void @llvm.amdgcn.s.waitcnt(i32) #0
23 call void @llvm.amdgcn.s.waitcnt(i32 127)
Dllvm.amdgcn.s.dcache.inv.ll5 declare void @llvm.amdgcn.s.waitcnt(i32) #0
23 call void @llvm.amdgcn.s.waitcnt(i32 127)
Dllvm.amdgcn.s.barrier.ll2 ; RUN: llc -march=amdgcn -mattr=+auto-waitcnt-before-barrier -verify-machineinstrs < %s | FileCheck…
4 ; RUN: llc -march=amdgcn -mcpu=gfx900 -mattr=+auto-waitcnt-before-barrier -verify-machineinstrs < %…
Dload-hi16.ll568 ; FIXME: Remove m0 init and waitcnt between reads
588 ; FIXME: Remove waitcnt between reads
607 ; FIXME: Remove waitcnt between reads
626 ; FIXME: Remove waitcnt between reads
645 ; FIXME: Remove m0 init and waitcnt between reads
Dbreak-vmem-soft-clauses.mir122 # vmcnt has 4 bits, so maximum 16 outstanding loads. The waitcnt
242 # The clause is broken by the waitcnt inserted at the end of the
Dbreak-smem-soft-clauses.mir114 # vmcnt has 4 bits, so maximum 16 outstanding loads. The waitcnt
Dvalu-i1.ll10 ; waitcnt should be inserted after exec modification
Dwaitcnt-looptest.ll3 ; Check that the waitcnt insertion algorithm correctly propagates wait counts
/external/llvm/test/CodeGen/AMDGPU/
Dllvm.amdgcn.s.waitcnt.ll11 call void @llvm.amdgcn.s.waitcnt(i32 3840) ; 0xf00
26 call void @llvm.amdgcn.s.waitcnt(i32 3840) ; 0xf00
32 declare void @llvm.amdgcn.s.waitcnt(i32) #0
Dllvm.amdgcn.s.dcache.wb.ll4 declare void @llvm.amdgcn.s.waitcnt(i32) #0
21 call void @llvm.amdgcn.s.waitcnt(i32 0)
Dllvm.amdgcn.s.dcache.wb.vol.ll4 declare void @llvm.amdgcn.s.waitcnt(i32) #0
21 call void @llvm.amdgcn.s.waitcnt(i32 0)
Dllvm.amdgcn.s.dcache.inv.ll5 declare void @llvm.amdgcn.s.waitcnt(i32) #0
23 call void @llvm.amdgcn.s.waitcnt(i32 0)
Dllvm.amdgcn.s.dcache.inv.vol.ll5 declare void @llvm.amdgcn.s.waitcnt(i32) #0
23 call void @llvm.amdgcn.s.waitcnt(i32 0)
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DAMDGPU.td380 "auto-waitcnt-before-barrier",
383 "Hardware automatically inserts waitcnt before barrier"
/external/swiftshader/third_party/llvm-7.0/llvm/docs/
DAMDGPUUsage.rst2754 2. waitcnt lgkmcnt(0)
2771 2. waitcnt lgkmcnt(0)
3668 waitcnt of
3701 - waitcnt lgkmcnt(0)
3717 - waitcnt vmcnt(0)
3755 waitcnt of
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_shader.c3917 unsigned waitcnt = NOOP_WAITCNT; in membar_emit() local
3920 waitcnt &= VM_CNT & LGKM_CNT; in membar_emit()
3925 waitcnt &= VM_CNT; in membar_emit()
3928 waitcnt &= LGKM_CNT; in membar_emit()
3930 if (waitcnt != NOOP_WAITCNT) in membar_emit()
3931 ac_build_waitcnt(&ctx->ac, waitcnt); in membar_emit()
/external/mesa3d/src/amd/common/
Dac_nir_to_llvm.c3896 unsigned waitcnt = NOOP_WAITCNT; in emit_membar() local
3901 waitcnt &= VM_CNT & LGKM_CNT; in emit_membar()
3906 waitcnt &= VM_CNT; in emit_membar()
3909 waitcnt &= LGKM_CNT; in emit_membar()
3914 if (waitcnt != NOOP_WAITCNT) in emit_membar()
3915 ac_build_waitcnt(&ctx->ac, waitcnt); in emit_membar()

12