| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/ |
| D | machine-outliner.mir | 54 $w16 = ORRWri $wzr, 1
55 $w30 = ORRWri $wzr, 1
59 $w16 = ORRWri $wzr, 1
60 $w16 = ORRWri $wzr, 1
61 $w16 = ORRWri $wzr, 1
62 $w16 = ORRWri $wzr, 1
63 $w16 = ORRWri $wzr, 1
64 $w16 = ORRWri $wzr, 1
69 $w3 = ORRWri $wzr, 1993
72 $w16 = ORRWri $wzr, 1
[all …]
|
| D | machine-outliner-bad-register.mir | 48 liveins: $w8, $wzr
49 $w8 = ORRWri $wzr, 1
50 $w8 = ORRWri $wzr, 2
51 $w8 = ORRWri $wzr, 3
52 $w8 = ORRWri $wzr, 4
56 liveins: $w8, $wzr
57 $w8 = ORRWri $wzr, 1
58 $w8 = ORRWri $wzr, 2
59 $w8 = ORRWri $wzr, 3
60 $w8 = ORRWri $wzr, 4
[all …]
|
| D | machine-outliner-default.mir | 21 liveins: $w8, $wzr
22 $w8 = ORRWri $wzr, 1
23 $w8 = ORRWri $wzr, 2
24 $w8 = ORRWri $wzr, 3
25 $w8 = ORRWri $wzr, 4
36 liveins: $w8, $wzr
37 $w8 = ORRWri $wzr, 1
38 $w8 = ORRWri $wzr, 2
39 $w8 = ORRWri $wzr, 3
40 $w8 = ORRWri $wzr, 4
[all …]
|
| D | machine-outliner-regsave.mir | 40 $w9 = ORRWri $wzr, 1
41 $w9 = ORRWri $wzr, 1
42 $w9 = ORRWri $wzr, 1
43 $w9 = ORRWri $wzr, 1
44 $w9 = ORRWri $wzr, 1
45 $w9 = ORRWri $wzr, 2
48 $w9 = ORRWri $wzr, 1
49 $w9 = ORRWri $wzr, 1
50 $w9 = ORRWri $wzr, 1
51 $w9 = ORRWri $wzr, 1
[all …]
|
| D | machine-outliner-calls.mir | 25 $w17 = ORRWri $wzr, 1
26 $w17 = ORRWri $wzr, 1
27 $w0 = ORRWri $wzr, 4
30 $w17 = ORRWri $wzr, 1
31 $w17 = ORRWri $wzr, 1
32 $w0 = ORRWri $wzr, 3
35 $w17 = ORRWri $wzr, 1
36 $w17 = ORRWri $wzr, 1
37 $w0 = ORRWri $wzr, 2
40 $w17 = ORRWri $wzr, 1
[all …]
|
| D | arm64-narrow-st-merge.ll | 5 ; CHECK: str wzr
7 ; CHECK-STRICT: strh wzr
8 ; CHECK-STRICT: strh wzr
24 ; CHECK-STRICT: strh wzr
25 ; CHECK-STRICT: strh wzr
26 ; CHECK-STRICT: strh wzr
27 ; CHECK-STRICT: strh wzr
51 ; CHECK-STRICT: stp wzr, wzr
65 ; CHECK: stp wzr, w1
81 ; CHECK-STRICT: stp wzr, wzr
[all …]
|
| D | scheduledag-constreg.mir | 10 # CHECK: SU(0): dead $wzr = SUBSWri $w1, 0, 0, implicit-def dead $nzcv
13 # CHECK: SU(1): $w2 = COPY $wzr
16 # CHECK: SU(2): dead $wzr = SUBSWri $w3, 0, 0, implicit-def dead $nzcv
19 # CHECK: SU(3): $w4 = COPY $wzr
25 dead $wzr = SUBSWri $w1, 0, 0, implicit-def dead $nzcv
26 $w2 = COPY $wzr
27 dead $wzr = SUBSWri $w3, 0, 0, implicit-def dead $nzcv
28 $w4 = COPY $wzr
|
| D | machine-zero-copy-remove.mir | 6 # CHECK-NOT: COPY $wzr
21 $w0 = COPY $wzr
54 # CHECK-NOT: COPY $wzr
69 $w0 = COPY $wzr
102 # CHECK-NOT: COPY $wzr
117 $w0 = COPY $wzr
150 # CHECK-NOT: COPY $wzr
165 $w0 = COPY $wzr
198 # CHECK-NOT: COPY $wzr
213 $w0 = COPY $wzr
[all …]
|
| D | movw-consts.ll | 12 ; CHECK: orr w0, wzr, #0x1
18 ; CHECK: orr w0, wzr, #0xffff
24 ; CHECK: orr w0, wzr, #0x10000
30 ; CHECK: orr w0, wzr, #0xffff0000
78 ; CHECK: str wzr
85 ; CHECK: orr {{w[0-9]+}}, wzr, #0x1
92 ; CHECK: orr {{w[0-9]+}}, wzr, #0xffff
99 ; CHECK: orr {{w[0-9]+}}, wzr, #0x10000
106 ; CHECK: orr {{w[0-9]+}}, wzr, #0xffff0000
|
| D | falkor-hwpf-fix.mir | 19 $wzr = SUBSWri $w0, 0, 0, implicit-def $nzcv
40 $wzr = SUBSWri $w0, 0, 0, implicit-def $nzcv
61 $wzr = SUBSWri $w0, 0, 0, implicit-def $nzcv
82 $wzr = SUBSWri $w0, 0, 0, implicit-def $nzcv
103 $wzr = SUBSWri $w0, 0, 0, implicit-def $nzcv
124 $wzr = SUBSWri $w0, 0, 0, implicit-def $nzcv
145 $wzr = SUBSWri $w0, 0, 0, implicit-def $nzcv
170 $wzr = SUBSWri $w0, 0, 0, implicit-def $nzcv
192 $wzr = SUBSWri $w0, 0, 0, implicit-def $nzcv
214 $wzr = SUBSWri $w0, 0, 0, implicit-def $nzcv
[all …]
|
| D | arm64-fcmp-opt.ll | 44 ; CHECK-DAG: fmov s[[ZERO:[0-9]+]], wzr
56 ; CHECK-DAG: fmov s[[ZERO:[0-9]+]], wzr
68 ; CHECK-DAG: fmov s[[ZERO:[0-9]+]], wzr
80 ; CHECK-DAG: fmov s[[ZERO:[0-9]+]], wzr
92 ; CHECK-DAG: fmov s[[ZERO:[0-9]+]], wzr
104 ; CHECK-DAG: fmov s[[ZERO:[0-9]+]], wzr
115 ; CHECK-DAG: fmov s[[ZERO:[0-9]+]], wzr
126 ; CHECK-DAG: fmov s[[ZERO:[0-9]+]], wzr
137 ; CHECK-DAG: fmov s[[ZERO:[0-9]+]], wzr
148 ; CHECK-DAG: fmov s[[ZERO:[0-9]+]], wzr
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/SVE/ |
| D | index.s | 64 index z31.b, #-1, wzr
76 index z31.h, #-1, wzr
88 index z31.s, #-1, wzr
116 index z31.b, wzr, #-1
128 index z31.h, wzr, #-1
140 index z31.s, wzr, #-1
168 index z31.b, wzr, wzr
180 index z31.h, wzr, wzr
192 index z31.s, wzr, wzr
|
| D | whilele.s | 22 whilele p15.b, wzr, w0
28 whilele p15.b, w0, wzr
40 whilele p15.h, w0, wzr
52 whilele p15.s, w0, wzr
58 whilele p15.d, w0, wzr
|
| D | whilelo.s | 22 whilelo p15.b, wzr, w0
28 whilelo p15.b, w0, wzr
40 whilelo p15.h, w0, wzr
52 whilelo p15.s, w0, wzr
58 whilelo p15.d, w0, wzr
|
| D | whilels.s | 22 whilels p15.b, wzr, w0
28 whilels p15.b, w0, wzr
40 whilels p15.h, w0, wzr
52 whilels p15.s, w0, wzr
58 whilels p15.d, w0, wzr
|
| D | whilelt.s | 22 whilelt p15.b, wzr, w0
28 whilelt p15.b, w0, wzr
40 whilelt p15.h, w0, wzr
52 whilelt p15.s, w0, wzr
58 whilelt p15.d, w0, wzr
|
| D | uqincp.s | 34 uqincp wzr, p15.b
40 uqincp wzr, p15.h
46 uqincp wzr, p15.s
52 uqincp wzr, p15.d
|
| D | uqdecp.s | 34 uqdecp wzr, p15.b
40 uqdecp wzr, p15.h
46 uqdecp wzr, p15.s
52 uqdecp wzr, p15.d
|
| /external/capstone/suite/MC/AArch64/ |
| D | basic-a64-instructions.s.cs | 12 0xbe,0x43,0x3f,0x0b = add w30, w29, wzr, uxtw
32 0xbe,0x43,0x3f,0x4b = sub w30, w29, wzr, uxtw
48 0xbe,0x43,0x3f,0x2b = adds w30, w29, wzr, uxtw
52 0x5f,0xc0,0x23,0x2b = adds wzr, w2, w3, sxtw
64 0xbe,0x43,0x3f,0x6b = subs w30, w29, wzr, uxtw
68 0x5f,0xc0,0x23,0x6b = subs wzr, w2, w3, sxtw
80 0xbf,0x43,0x3f,0x6b = cmp w29, wzr, uxtw
96 0xbf,0x43,0x3f,0x2b = cmn w29, wzr, uxtw
105 0xff,0xc3,0x3f,0x2b = cmn wsp, wzr, sxtw
109 0xff,0x53,0x23,0x2b = adds wzr, wsp, w3, lsl #4
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/ |
| D | basic-a64-instructions.s | 38 add w30, w29, wzr, uxtw
83 sub w30, w29, wzr, uxtw
118 adds w30, w29, wzr, uxtw
122 adds wzr, w2, w3, sxtw
153 subs w30, w29, wzr, uxtw
157 subs wzr, w2, w3, sxtw
188 cmp w29, wzr, uxtw
224 cmn w29, wzr, uxtw
243 cmn wsp, wzr, sxtw
253 adds wzr, wsp, w3, lsl #4
[all …]
|
| D | arm64-aliases.s | 29 orr w2, wzr, w9
43 ands wzr, w1, w2, lsl #2
90 cmp wzr, w1
103 ; CHECK: cmp wzr, w1 ; encoding: [0xff,0x03,0x01,0x6b]
142 mov wzr, #0xffffffff
143 mov wzr, #0xffffff00
147 ; CHECK: mov wzr, #-0x1
148 ; CHECK: mov wzr, #-0x100
191 orr w15, wzr, #0xaaaaaaaa
199 orr w3, wzr, #0x1
[all …]
|
| /external/llvm/test/MC/AArch64/ |
| D | basic-a64-instructions.s | 38 add w30, w29, wzr, uxtw
83 sub w30, w29, wzr, uxtw
118 adds w30, w29, wzr, uxtw
122 adds wzr, w2, w3, sxtw
153 subs w30, w29, wzr, uxtw
157 subs wzr, w2, w3, sxtw
188 cmp w29, wzr, uxtw
224 cmn w29, wzr, uxtw
243 cmn wsp, wzr, sxtw
253 adds wzr, wsp, w3, lsl #4
[all …]
|
| D | arm64-aliases.s | 29 orr w2, wzr, w9
43 ands wzr, w1, w2, lsl #2
90 cmp wzr, w1
103 ; CHECK: cmp wzr, w1 ; encoding: [0xff,0x03,0x01,0x6b]
142 mov wzr, #0xffffffff
143 mov wzr, #0xffffff00
147 ; CHECK: mov wzr, #-0x1
148 ; CHECK: mov wzr, #-0x100
191 orr w15, wzr, #0xaaaaaaaa
199 orr w3, wzr, #0x1
[all …]
|
| /external/llvm/test/CodeGen/AArch64/ |
| D | movw-consts.ll | 12 ; CHECK: orr w0, wzr, #0x1
18 ; CHECK: orr w0, wzr, #0xffff
24 ; CHECK: orr w0, wzr, #0x10000
30 ; CHECK: orr w0, wzr, #0xffff0000
78 ; CHECK: str wzr
85 ; CHECK: orr {{w[0-9]+}}, wzr, #0x1
92 ; CHECK: orr {{w[0-9]+}}, wzr, #0xffff
99 ; CHECK: orr {{w[0-9]+}}, wzr, #0x10000
106 ; CHECK: orr {{w[0-9]+}}, wzr, #0xffff0000
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/GlobalISel/ |
| D | select.mir | 156 # CHECK: $wzr = SUBSWrr %0, %0, implicit-def $nzcv
157 # CHECK: %1:gpr32 = CSINCWr $wzr, $wzr, 1, implicit $nzcv
160 # CHECK: %3:gpr32 = CSINCWr $wzr, $wzr, 3, implicit $nzcv
163 # CHECK: %5:gpr32 = CSINCWr $wzr, $wzr, 0, implicit $nzcv
213 # CHECK: [[TST_MI:%[0-9]+]]:gpr32 = CSINCWr $wzr, $wzr, 5, implicit $nzcv
214 # CHECK: [[TST_GT:%[0-9]+]]:gpr32 = CSINCWr $wzr, $wzr, 13, implicit $nzcv
218 # CHECK: %3:gpr32 = CSINCWr $wzr, $wzr, 4, implicit $nzcv
307 # CHECK: $wzr = ANDSWri %10, 0, implicit-def $nzcv
309 # CHECK: $wzr = ANDSWri %10, 0, implicit-def $nzcv
311 # CHECK: $wzr = ANDSWri %10, 0, implicit-def $nzcv
|