Searched refs:R1 (Results 1 – 5 of 5) sorted by relevance
| /system/ca-certificates/files/ |
| D | f013ecaf.0 | 38 Issuer: C=US, O=Google Trust Services LLC, CN=GTS Root R1
42 Subject: C=US, O=Google Trust Services LLC, CN=GTS Root R1
|
| D | 21855f49.0 | 38 Issuer: C=SK, L=Bratislava, O=Disig a.s., CN=CA Disig Root R1
42 Subject: C=SK, L=Bratislava, O=Disig a.s., CN=CA Disig Root R1
|
| /system/core/libpixelflinger/codeflinger/ |
| D | ARMAssemblerInterface.h | 50 R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, enumerator
57 LIST(R0), LIST(R1), LIST(R2), LIST(R3), LIST(R4), LIST(R5), LIST(R6),
|
| D | MIPS64Assembler.h | 61 void set_condition(int mode, int R1, int R2);
|
| D | MIPS64Assembler.cpp | 179 void ArmToMips64Assembler::set_condition(int mode, int R1, int R2) { in set_condition() argument
185 cond.r1 = R1; in set_condition()
|