/system/core/libpixelflinger/codeflinger/ |
D | load_store.cpp | 44 MOV(AL, 0, s.reg, reg_imm(s.reg, ROR, 8)); in store() 46 MOV(AL, 0, s.reg, reg_imm(s.reg, ROR, 8)); in store() 49 MOV(AL, 0, s.reg, reg_imm(s.reg, ROR, 16)); in store() 84 ORR(AL, 0, s.reg, s.reg, reg_imm(s0, LSL, 8)); in load() 86 ORR(AL, 0, s.reg, s.reg, reg_imm(s0, LSL, 16)); in load() 91 ORR(AL, 0, s1, s1, reg_imm(s0, LSL, 8)); in load() 93 ORR(AL, 0, s.reg, s1, reg_imm(s0, LSL, 16)); in load() 127 MOV(AL, 0, d.reg, reg_imm(s, LSL, 32-h)); in extract() 135 MOV(AL, 0, d.reg, reg_imm(s, LSR, l)); // component = packed >> l; in extract() 202 RSB(AL, 0, d, s, reg_imm(s, LSL, dbits)); in expand() [all …]
|
D | texturing.cpp | 99 MOV(AL, 0, end, reg_imm(parts.count.reg, LSR, 16)); in init_iterated_color() 102 BIC(AL, 0, c, c, reg_imm(c, ASR, 31)); in init_iterated_color() 163 reg_imm(parts.iterated.reg, LSR, 16)); in init_iterated_color() 221 reg_imm(fragment.reg, ASR, 31)); in build_iterated_color() 348 ADD(AL, 0, Rx, Rx, reg_imm(txPtr.reg, ASR, 16)); // x += (s>>16) in init_textures() 350 ADD(AL, 0, Ry, Ry, reg_imm(txPtr.reg, ASR, 16)); // y += (t>>16) in init_textures() 528 MOV(AL, 1, u, reg_imm(u, ASR, FRAC_BITS)); in build_textures() 533 MOV(GE, 0, width, reg_imm(width, LSL, shift)); in build_textures() 549 CMP(AL, width, reg_imm(u, ASR, FRAC_BITS)); in build_textures() 550 MOV(LE, 0, u, reg_imm(width, LSL, FRAC_BITS)); in build_textures() [all …]
|
D | blending.cpp | 57 BIC(AL, 0, factor.reg, factor.reg, reg_imm(factor.reg, ASR, 31)); in build_fog() 140 MOV(AL, 0, temp.reg, reg_imm(temp.reg, LSR, temp.l)); in build_blending() 150 MOV(AL, 0, fragment.reg, reg_imm(temp.reg, LSR, temp.l)); in build_blending() 333 ADD(AL, 0, factor.reg, fb.reg, reg_imm(fb.reg, LSR, fb.s-1)); in build_blend_factor() 339 reg_imm(fragment.reg, LSR, fragment.s-1)); in build_blend_factor() 345 reg_imm(src_alpha.reg, LSR, src_alpha.s-1)); in build_blend_factor() 352 reg_imm(factor.reg, LSR, factor.s-1)); in build_blend_factor() 373 MOV(AL, 0, factor.reg, reg_imm(factor.reg, LSR, factor.s-8)); in build_blend_factor() 449 if (shift>0) RSB(AL, 0, diff.reg, fb.reg, reg_imm(fragment.reg, LSR, shift)); in build_blendFOneMinusF() 450 else if (shift<0) RSB(AL, 0, diff.reg, fb.reg, reg_imm(fragment.reg, LSL,-shift)); in build_blendFOneMinusF() [all …]
|
D | GGLAssembler.cpp | 208 reg_imm(parts.count.reg, ROR, GGL_DITHER_ORDER_SHIFT)); in scanline_core() 212 reg_imm(parts.count.reg, ROR, 32 - GGL_DITHER_ORDER_SHIFT)); in scanline_core() 378 ADD(AL, 0, tx, tx, reg_imm(ty, LSL, GGL_DITHER_ORDER_SHIFT)); in build_scanline_prolog() 379 ORR(AL, 0, parts.count.reg, tx, reg_imm(parts.count.reg, LSL, 16)); in build_scanline_prolog() 383 MOV(AL, 0, parts.count.reg, reg_imm(parts.count.reg, LSL, 16)); in build_scanline_prolog() 431 ADD(AL, 0, Rs, Rs, reg_imm(parts.count.reg, LSR, 16)); in build_scanline_prolog() 432 ADDR_ADD(AL, 0, zbase, zbase, reg_imm(Rs, LSL, 1)); in build_scanline_prolog() 447 ADDR_ADD(AL, 0, parts.covPtr.reg, parts.covPtr.reg, reg_imm(Rx, LSL, 1)); in build_scanline_prolog() 554 MOV(AL, 0, fragment.reg, reg_imm(incoming.reg, LSR, incoming.l)); in build_incoming_component() 574 reg_imm(mAlphaSource.reg, LSR, shift)); in build_incoming_component() [all …]
|
D | ARMAssembler.cpp | 496 uint32_t ARMAssembler::reg_imm(int Rm, int type, uint32_t shift) in reg_imm() function in android::ARMAssembler 536 reg_imm(abs(Rm), type, shift); in reg_scale_pre() 541 return (1<<25) | (((uint32_t(Rm)>>31)^1)<<23) | reg_imm(abs(Rm), type, shift); in reg_scale_post()
|
D | ARMAssemblerProxy.cpp | 93 uint32_t ARMAssemblerProxy::reg_imm(int Rm, int type, uint32_t shift) in reg_imm() function in android::ARMAssemblerProxy 95 return mTarget->reg_imm(Rm, type, shift); in reg_imm()
|
D | ARMAssembler.h | 70 virtual uint32_t reg_imm(int Rm, int type, uint32_t shift);
|
D | ARMAssemblerProxy.h | 59 virtual uint32_t reg_imm(int Rm, int type, uint32_t shift);
|
D | Arm64Assembler.h | 83 virtual uint32_t reg_imm(int Rm, int type, uint32_t shift);
|
D | MIPS64Assembler.h | 73 virtual uint32_t reg_imm(int Rm, int type, uint32_t shift);
|
D | ARMAssemblerInterface.h | 81 virtual uint32_t reg_imm(int Rm, int type, uint32_t shift) = 0;
|
D | MIPSAssembler.h | 68 virtual uint32_t reg_imm(int Rm, int type, uint32_t shift);
|
D | Arm64Assembler.cpp | 884 uint32_t ArmToArm64Assembler::reg_imm(int Rm, int type, uint32_t shift) in reg_imm() function in android::ArmToArm64Assembler
|
D | MIPS64Assembler.cpp | 221 uint32_t ArmToMips64Assembler::reg_imm(int Rm, int type, uint32_t shift) in reg_imm() function in android::ArmToMips64Assembler
|
D | MIPSAssembler.cpp | 232 uint32_t ArmToMipsAssembler::reg_imm(int Rm, int type, uint32_t shift) in reg_imm() function in android::ArmToMipsAssembler
|
/system/core/libpixelflinger/tests/arch-mips64/assembler/ |
D | mips64_assembler_test.cpp | 406 op2 = a64asm->reg_imm(Rm, test.shiftMode, test.shiftAmount); in dataOpTest()
|
/system/core/libpixelflinger/tests/arch-arm64/assembler/ |
D | arm64_assembler_test.cpp | 444 op2 = a64asm->reg_imm(Rm, test.shiftMode, test.shiftAmount); in dataOpTest()
|