/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
D | A15SDOptimizer.cpp | 146 unsigned DReg = TRI->getMatchingSuperReg(SReg, ARM::ssub_1, in getDPRLaneFromSPR() local 436 const DebugLoc &DL, unsigned DReg, unsigned Lane, in createExtractSubreg() 481 const DebugLoc &DL, unsigned DReg, unsigned Lane, unsigned ToInsert) { in createInsertSubreg()
|
D | ARMBaseInstrInfo.cpp | 4614 unsigned DReg = TRI->getMatchingSuperReg(SReg, ARM::ssub_0, &ARM::DPRRegClass); in getCorrespondingDRegAndLane() local 4643 MachineInstr &MI, unsigned DReg, in getImplicitSPRUseForDPRUse() 4671 unsigned DstReg, SrcReg, DReg; in setExecutionDomain() local 4925 unsigned DReg = TRI->getMatchingSuperReg(Reg, ARM::ssub_0, in getPartialRegUpdateClearance() local 4947 unsigned DReg = Reg; in breakPartialRegDependency() local
|
/external/llvm/lib/Target/ARM/ |
D | A15SDOptimizer.cpp | 148 unsigned DReg = TRI->getMatchingSuperReg(SReg, ARM::ssub_1, in getDPRLaneFromSPR() local 446 const DebugLoc &DL, unsigned DReg, unsigned Lane, in createExtractSubreg() 493 const DebugLoc &DL, unsigned DReg, unsigned Lane, unsigned ToInsert) { in createInsertSubreg()
|
D | ARMBaseInstrInfo.cpp | 4219 unsigned DReg = TRI->getMatchingSuperReg(SReg, ARM::ssub_0, &ARM::DPRRegClass); in getCorrespondingDRegAndLane() local 4248 MachineInstr &MI, unsigned DReg, in getImplicitSPRUseForDPRUse() 4276 unsigned DstReg, SrcReg, DReg; in setExecutionDomain() local 4530 unsigned DReg = TRI->getMatchingSuperReg(Reg, ARM::ssub_0, in getPartialRegUpdateClearance() local 4552 unsigned DReg = Reg; in breakPartialRegDependency() local
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
D | Mips16FrameLowering.cpp | 80 unsigned DReg = MRI->getDwarfRegNum(Reg, true); in emitPrologue() local
|
/external/llvm/lib/Target/Mips/ |
D | Mips16FrameLowering.cpp | 73 unsigned DReg = MRI->getDwarfRegNum(Reg, true); in emitPrologue() local
|
/external/llvm/lib/Target/X86/ |
D | X86FloatingPoint.cpp | 860 unsigned DReg = countTrailingZeros(Defs); in adjustLiveRegs() local 891 unsigned DReg = countTrailingZeros(Defs); in adjustLiveRegs() local
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
D | X86FloatingPoint.cpp | 897 unsigned DReg = countTrailingZeros(Defs); in adjustLiveRegs() local 929 unsigned DReg = countTrailingZeros(Defs); in adjustLiveRegs() local
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/ |
D | HexagonSubtarget.cpp | 348 unsigned DReg = DstInst->getOperand(0).getReg(); in adjustSchedDependency() local
|
/external/swiftshader/third_party/LLVM/lib/Target/X86/ |
D | X86FloatingPoint.cpp | 896 unsigned DReg = CountTrailingZeros_32(Defs); in adjustLiveRegs() local 927 unsigned DReg = CountTrailingZeros_32(Defs); in adjustLiveRegs() local
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
D | ARMExpandPseudoInsts.cpp | 1041 unsigned DReg = TRI->getMatchingSuperReg(SrcReg, in ExpandMI() local
|
/external/swiftshader/third_party/LLVM/lib/Target/MBlaze/ |
D | MBlazeISelLowering.cpp | 1052 SDValue DReg = DAG.getRegister(Reg, MVT::i32); in LowerReturn() local
|
/external/llvm/lib/Target/Mips/AsmParser/ |
D | MipsAsmParser.cpp | 3386 unsigned DReg = Inst.getOperand(0).getReg(); in expandRotation() local 3451 unsigned DReg = Inst.getOperand(0).getReg(); in expandRotationImm() local 3515 unsigned DReg = Inst.getOperand(0).getReg(); in expandDRotation() local 3580 unsigned DReg = Inst.getOperand(0).getReg(); in expandDRotationImm() local
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/AsmParser/ |
D | MipsAsmParser.cpp | 4414 unsigned DReg = Inst.getOperand(0).getReg(); in expandRotation() local 4477 unsigned DReg = Inst.getOperand(0).getReg(); in expandRotationImm() local 4539 unsigned DReg = Inst.getOperand(0).getReg(); in expandDRotation() local 4602 unsigned DReg = Inst.getOperand(0).getReg(); in expandDRotationImm() local
|
/external/swiftshader/third_party/subzero/src/ |
D | IceAssemblerARM32.cpp | 199 IValueT DReg = EncodedQReg << 1; in mapQRegToDReg() local
|