Searched refs:GPLL_ID (Results 1 – 7 of 7) sorted by relevance
| /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3368/drivers/soc/ |
| D | soc.c | 130 plls_suspend(GPLL_ID); in pm_plls_suspend()
141 mmio_write_32(CRU_BASE + PLL_CONS(GPLL_ID, 3), in plls_resume()
142 plls_con[GPLL_ID][3] | PLL_BYPASS_W_MSK); in plls_resume()
169 mmio_write_32(CRU_BASE + PLL_CONS(GPLL_ID, 3), in pm_plls_resume()
170 plls_con[GPLL_ID][3] | PLLS_MODE_WMASK); in pm_plls_resume()
181 mmio_write_32(CRU_BASE + PLL_CONS((GPLL_ID), 3), PLL_SLOW_BITS); in rockchip_soc_soft_reset()
|
| D | soc.h | 15 GPLL_ID, enumerator
|
| /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/drivers/soc/ |
| D | soc.c | 93 _pll_suspend(GPLL_ID); in disable_dvfs_plls()
278 _pll_resume(GPLL_ID); in enable_dvfs_plls()
305 set_pll_slow_mode(GPLL_ID); in soc_global_soft_reset()
|
| D | soc.h | 101 GPLL_ID, enumerator
|
| /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3328/drivers/pmu/ |
| D | pmu.c | 193 mmio_write_32(CRU_BASE + CRU_CRU_MODE, PLL_SLOW_MODE(GPLL_ID)); in rockchip_soc_soft_reset()
376 pll_suspend(GPLL_ID); in pm_plls_suspend()
434 pll_pwr_dwn(GPLL_ID, pmu_pd_on); in pm_plls_resume()
439 pll_resume(GPLL_ID); in pm_plls_resume()
|
| /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3328/drivers/soc/ |
| D | soc.h | 31 GPLL_ID, enumerator
|
| /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/drivers/pmu/ |
| D | pmu.c | 1285 (i == CRU_PLL_CON(GPLL_ID, 2)) || in cru_register_restore()
|